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Abstract
The need for a locally manufactured, cost-effective, fuel management system led to the design and
development of a functional prototype.
This thesis presents the design, development and full implementation of two functional prototypes.
While field tests performed on the first prototype assisted in identifying necessary modifications, a
need for greater complexity in support hardware was also identified. In order to comply with the
cost-effective nature of the project, it was realized that this complexity could only be achieved via
the implementation of a CPLD based system. Using Altera's Maxplus II design software, the
CPLD code was synthesized according to the required specifications then simulated and analyzed
On completion of the new CPLD based system, the second prototype, one of Altera's megacore
functions is implemented and used as a substitute to an external hardware. All necessary
modifications were successfully completed and the system was installed.
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Uittreksel
Die benodiging van 'n lokale vervaardigde, koste effektiewe brandstofbeheerstelsel het gelei tot
die ontwerp en ontwikkeling van 'n funksionele prototipe.
Hierdie tesis dek die ontwerp, ontwikkeling en volle implementasie van twee funksionele
prototipes. Terwyl toetse op die eerste prototipe gebruik is om die nodige aanpassings te
identifiseer, is daar ook besef dat daar meer komplekse hardeware onderstuening benodig word.
Om die koste effektiewe aard van die projek te handhaaf, is daar gesien dat die nodige
kompleksieteit alleenlik deur middel van die implementering van 'n 'CPLD' gebaseerde sisteem
bereik kan word.
Deur gebruik te maak van Altera se Maxplus II ontwerp sagteware, is die 'CPLD' kode met die
nodige spesifiekasies gesintiseer, gesimuleer en geanaliseer.
Na voltooing van die tweede prototiepe, die 'CPLD' gebaseerde sisteem, is een van Altera se
megacore funksies geimplementeer en gebruik as 'n plaasvervanger vir eksteme hardware. AIle
nodige aanpassings is suksesvol voltooi en die sisteem is geinstalleer.
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Important Definitions
AHDL Altera Hardware Description Language. A design entry
language which supports Boolean equation, state
machine, conditional and decode logic. It also provides
access to all Altera and user-defined macro-functions.
Architecture Describes the behavior, data flow, and/or structure of a
VHDL entity. An architecture is created with an
architecture body. A single entity can have more than
one architecture. Configuration declarations are used to
specify which architectures to use for each entity.
ASIC Application Specific Integrated Circuit. It usually
includes gate array, standard cell and full custom
designs.
ASSP Application Specific Standard Product. An off-the-shelf
device which implements a specific function.
Behavioral Synthesis Where one hardware component can be re-used for more
than one parallel sequential language construction.
Bit A binary digit.
BST Boundary Scan Testing. An architecture which offers
the capability to efficiently test components on PCBs
with tight leg spacing.
Byte Any 8-bit unit of data.
CCB Chip Configuration Byte, which is loaded onto the Chip
Configuration Register (CCR) unless the device is
entering programming modes, in which case the PCCB
is used.
Cell A logic function.
CLB Configuration building blocks.
Clocked Process A synchronous process where several processes are
joined with the same clock.
v
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Combinational Process
CPLD
Design Hierarchies
Design Library
Design File
Device Command Mode
Device Configuration
Device Initialization
Device User Mode
DSP
EAB
EDIF
Electromagnetic Interferences :
Electromigration
EPLD
A process where all the input signals must be contained as a
sensitivity list.
Complex Programmable Logic Device.
Consist of components which contain other components,
VHDL code alone, or a mixture of both.
A library which stores VHDL units that have already been
compiled.
A file that contains descriptions of the logic and is compiled
by the compiler.
The combination of FLEX device configuration and
initialization.
The process of physically loading the SRAM programming
data into the FLEX device.
The operation in which the FLEX device resets its registers,
enables its I/O pins, and begins operation as a logic device.
Normal in-circuit device operation with the FLEX device
functioning as programmed.
Digital Signal Processor.
Embedded Array Blocks. Blocks which can be used to
implement various memory and complex logic functions.
Electronic Design Interchange Format. An industry
standard format for the transmission of design files
The electrical noises other than those inherent in the circuit
components.
A mass transport of metal atoms leading to electrical cuts or
shorts between metal lines.
EPROM Programmable Logic Devices. A PLD that uses
EPROM cells to internally configure the logic function.
Also called Erasable Programmable Logic Device.
VI
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Fan-in The number of input signals that feed all the input equations
of a logic cell.
Fast Track Interconnect Dedicated connection paths that span the entire width and
height of a FLEX 10K device. These connection paths
allow the signals to travel between all LABs in a device.
FLEX Flexible Logic Element Matrix. A FPLD offering a fast
track interconnect architecture.
Floor Plan The physical arrangement of functions within a design
relative to the other.
FPGA Field Programmable Gate Array. An array of cells that is
either functionally complete or universal within a connection
framework of signal rooting channels.
FPLD Field Programmable logic Device. It is an integrated circuit
used for implementing digital hardware that allows the end-
user to configure the chip to realize different designs.
Configuring such a device is done using either a special
programming unit or by programming "in system".
Fuse A metallic interconnect point that can be electrically
changed from a short circuit to an open circuit by applying
an electrical current.
GAL Gate Array Logic (see description of PAL).
Gated Clock A clock configuration in which the output of an AND or OR
gate drives a clock.
Glitch A signal value pulse that occurs when a logic level changes
two or more times over a short period.
GND A low-level input voltage represented as low (0) logic level
in binary group values.
Input/Output Cell Register A register on the periphery of a FLEX 10K device or a fast
input-type logic cell that is associated with an 110 pin in
some FLEX devices.
Vll
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Input/Output Feedback Feedback from the output pin on an Altera device that
allows an output pin to be used as an input pin.
Interrupt Controller The module responsible for handling interrupts that are to be
serviced by user-written interrupt service routines. Also
called the Programmable Interrupt Controller (PIC).
Interrupt Service Register The software routine that services a standard interrupt.
IOEs Input Output Element. An I/O register with flexible control
signals, programmable slew-rate control and an output
enable per pin.
Jam Programming It is vendor and platform independent interpreted language
optimized for programming devices via the standard IEEE
std.1149.l JTAG interface.
JTAG Joint Testing Action Group. A specification for boundary-
scan testing (BST) standardized as the IEEE 1149.1.
LAB Logic Array Block. A LAB is the basic building block of
the Altera MAX family. Each LAB contains at least one
macrocell, an 110 block and an expander product term array.
Latch A level-sensitive clocked storage unit that stores a single bit
of data.
Logic Analyzer Hardware equipment used to analyze digital waveforms
Logic Element A basic building block of an Altera FLEX 10K. It consists
of a look-up table and a programmable flip-flop to support
sequential functions.
LUT Look Up Table. A function generator that quickly
computes any function of four variables.
Logic Synthesis The way in which Boolean functions are translated and
minimized into gates.
Macrocell The portion of the FPGA that is smallest indivisible building
block. In the Altera MAX CPLD devices, it consists of two
parts: combinational logic and configurable registers
VIII
Stellenbosch University http://scholar.sun.ac.za
MAX Multiple Array Matrix, which is an Altera product family It
is considered to be a CPLD.
MAX + PLUS II Multiple Array Matrix Programmable Logic User System II.
A set of tools that allow design and implementation of
custom logic circuits with Altera's MAX and FLEX devices.
Mealy Machine A machine with it's outputs being a function of the present
state and all the inputs.
Mega Core Function Functions that are pre-verified hardware description
language (HDL) design files for complex system-level
functions.
Mega-function Mega-functions are off-the-shelf building blocks that
implement useful functions such as processors, digital signal
processing (DSP) functions, bus controllers and interfaces.
Moore Machine A machine with it's outputs being a function of it's present
state only.
MPLD Mask Programmable Logic Device.
Netlist An ASCII file that describes a design. It contains the
identification of function elements, inputs and outputs and
connections.
Netlist Synthesis A process where a netlist is derived from an abstract
presentation. This abstract presentation is usually a VHDL
file
One Hot Encoding A design technique used with FPGAs and CPLDs. A single
flip-flop is assigned to hold a logical one representing a
state, with the rest of flip-flops being held at zeros.
OPTROM One- Time-Programmable Read-Only-Memory, a version of
EPROM.
PAL Programmable Array Logic. A relatively small FPLD
containing a programmable AND plane followed by a fixed
OR plane.
PCB Printed Circuit Board.
IX
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PLA
PLD
Primitive
Propagation Delay
QFP
Radio Frequency Interference:
Reconfigurability
Routing
RTL
RTL Synthesis
SFR
Simulation
Switched Capacitance
Synthesis
UART
Programmable Logic Array. A relatively small FPLD
that contains two levels of programmable logic. The
one is an AND plane and the other an OR plane.
Programmable Logic Device. The typical device class
consists of PALs, PLAs, FPGAs and CPLDs.
One of the basic functional blocks used to design
circuits with MAX +PLUS II software. Primitives
include buffers, flip-flops, latches, logical operators,
ports etc.
The time required for any signal transition to travel
between pins and/or nodes of a device.
Quad Flat Plack. A device package which is physically
square in nature, flat in height and surface mount.
Interference in the form of electromagnetic radiation.
The ability of FPLD devices to be reprogrammed for
different applications.
A process where previously placed logic functions are
interconnected.
Register Transfer Logic. This consists of a language
which describes behavior in asynchronous and
synchronous state machines, data paths, operators and
registers etc.
The same as Logic Synthesis, but also translates
sequential language constructions into gate and flip-
flops.
Special Function Register.
The process of modeling a logical design and it's stimuli
in which the simulation calculates output signal models.
The product of switching activity and physical
capacitance.
The way to translate VHDL, AHDL source code into
hardware.
Universal Asynchronous Receiver and Transmitter. A
part of the serial I/O port.
x
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VCC A high-level input voltage represented as high (I) logic level
in binary group values. It is the default active node value in
AHDL.
VHDL The VHSIC Hardware Description Language. VHDL is
used to describe function, interconnect and modeling.
VHSIC Very High Speed Integrated Circuit.
WDT Watchdog Timer, an internal timer that resets the device if
the software fails to operate properly.
Word Any 16-bit unit of data.
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Chapter 1
Introduction
With all the available processing power currently obtainable in the form of microprocessors, it is
still advantageous to develop a microcontroller based system where required peripheral
components are included in the package. The trade-off between the two has been one of cost
verses performance. In the design undertaken in this dissertation, the micro controller proved the
more practical option with more than sufficient hardware support being provided by the inclusion
of the Flex IOK CPLDs.
The use of CPLDs in new hardware designs allows the electronic designers to develop custom
support processors to implement complex algorithms in hardware. Many designers previously
used ASICs or discrete logic components to implement custom hardware for dedicated
applications, but with the availability of the CPLD, the designer now has the ability to speedily
update, modify or emulate the new design which facilitates rapid prototyping.
Rapid prototyping provides great cost saving and allows the design to remain ahead of product
obsolescence. Projecting the consumer electronic market trend implies that in the future fully
customized products will need to be fabricated on demand. This indicates a definite need for the
inclusion of the CPLD into most dynamic new hardware designs.
In this design the CPLDs are used to provide special purpose input/output functionality required
for product customization. The new design process draws upon the expertise and multiple
disciplines in order to generate an effective solution
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The choice of CPLDs verses FPGAs is due to the continuous interconnect structure of CPLDs
that uses continuous metal lines to provide logic-cell to logic-cell connectivity, which ultimately
leads to higher speeds and smaller die sizes than other comparable FPGAs. This continuous
interconnect structure eliminates the unpredictable timing associated with a segmented
interconnect structure providing fast fixed delay paths between logic cells.
Altera's range ofCPLDs were chosen for the following reasons:
The Altera PLDs are, to date, the fastest and largest in the industry, offering speeds
approaching those of mainstream gate arrays.
Altera offers the most cost-effective, highest-performance programmable logic available.
Altera works closely with EDA manufacturers to integrate the MAX +PLUS II .Software
with other industry-standard design entry, synthesis, and verification tools such as those
provided by Cadence, Exemplar, Logic, Mentor Graphics, Synopsis, Synplicity and View
logic.
Altera devices and development tools support both Altera-supplied megacore functions
and functions created by the Altera Megafunction Partners Program (AMPpSM)
Altera devices support in-system programming which makes prototyping easy during
design development. [7]
1.1 CPLDs and Rapid Prototyping
A current issue presented to most microelectronic designers today is one of integrating a field-
programmable logic device with an embedded microprocessor or microcontroller. The inclusion
of a microcontroller is to exploit the on-chip services which help to reduce the chip count and
board area of the overall design. The use of PLDs allows the developer to deal with a high level
description of a sub-system's behavior rather than with cumbersome low-level details. It is an
exciting new technology which provides for a solid platform to rapid prototyping since without
this technology design time would increase dramatically.
2
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A further advantage of the CPLD is the reconfigurability of the device making it possible to re-use
the hardware and once again reduce development time, while maintaining application specific
performance.
The migration feature supported by Altera's FLEX IOK CPLD series allows for upgrades and
application specific designs using a single printed circuit board design. Altera's FLEX IOK CPLD
offers migration through logic densities ranging from 10 000 gates to 250 000 gates on pin
compatible devices.
S
The integration of the CPLD and the micro controller see~to be an effective solution to the
problem of developing a system that could rapidly be prototyped or reconfigured to suite the
immediate needs of the market.
1.2 Scope of the Thesis
This thesis presents two different approaches to an integrated hardware design utilizing firstly a
microcontoller with gate-level logic technology (PHASE 1) and secondly a microcontroller
integrated with two of Altera's FLEX IOK CPLDs (PHASE 2). The complete design,
implementation and commissioning of both systems is presented with conclusions and
recommendations following each approach.
The objectives in the development and analysis of the two systems based on their different
technologies are as follows:
Present comprehensive design techniques and methodologies as required by each design.
Analyze the flexibility of the timing constraints to be met by both systems
Investigate the development times associated with each design.
To consider the effect ofPLD technology on component count and the possible reduction
in the fault rate associated with this newer technology
3
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Investigate the ease with which each system can be customized to suite the needs of the
application.
Utilize the hardware and software tools associated with each design technology in order to
synthesize, simulate and analyze the systems where possible.
Identify shortfalls in both designs and provide recommendations to overcome shortfalls.
1.3 Thesis Organization
This thesis is divided into 5 Chapters. Chapter 2 provides the reader with background into the
electronic components utilized in the phase one and two designs. The hardware selection criteria
and related hardware features used in the designs are also presented to provide the reader with
insight required when developing the systems. The architecture of Altera's CPLDs and the
process used to implement and design the CPLD circuits are also examined in this chapter.
Chapter 3 describes the design and analysis of the PHASE Imicrocontroller based system
including the gate-level components. The conclusions and recommendations on the PHASE I
system are then presented.
Chapter 4 presents the design and analysis of the PHASE 2 system where the microcontroller is
integrated with CPLD technology. Altera's megacore functions are implemented where possible.
The conclusions and recommendations are then presented for PHASE 2.
Chapter 5 concludes this thesis and presents recommendations for future work.
4
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II
Chapter 2
Background
2.1 The Support Hardware
2. 1. 1 Microcontrollers
Through investigation it was determined that at least 70 percent of current microcontroller-based
applications are still using 8-bit microcontrollers. For this reason it was felt that use of a cost-
effective 16-bit microcontroller would provide the competitive edge desired in the market.
After a comprehensive study was performed on the available 16-bit microcontrollers, it was
decided to select a microcontroller supplied by a manufacturer offering a history of sound
hardware support. The microcontroller which best complied with the selection criteria was Intel's
80C196KC.
2.1. 1.1 Processing Power
The 80C 196KC is a 16-bit CHMOS micro controller designed to handle high-speed calculations
and fast input/output operations. The device has a 16-bit wide Central Processing Unit (CPU)
that connects to both an interrupt controller and a memory controller via a 16-bit CPU bus. An 8-
bit CPU bus transfers instruction bytes from the memory controller to the instruction register in
the Register Arithmetic-Logic Unit (RALU). Figure 2.1 presents a block diagram of the internal
structure of the 80C 196KC.
5
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FIGURE 2.1 : A BLOCK DIAGRAM OF THE 80C196KC MICROCONTROLLER
The RALU performs most of the calculations for the microcontroller, but it does not use an
accumulator. Instead, it operates directly on the lower register file, which essentially provides
256 accumulators. Because the data does not flow through a single accumulator, the 80C 196KCs
code executes faster and more efficiently.
For example, the 80C196KC code multiplies two l o-bit variables and stores the 32-bit result in a
third variable. The 80C 196KC performs this operation in one instruction because it combines a
large set of general purpose registers with a 3-operand instruction format. This format allows a
single instruction to specify two source registers and a separate destination register.
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2 1.1.2 Peripheral Support
The 80C 196KC' s internal peripheral modules provide special functions for a variety of
applications.
The required peripheral modules which led to the selection of this microcontroller are:
Four standard input/output ports.
A serial asynchronous/synchronous input/output port.
Two configurable 16-bit timers.
A watchdog timer.
Idle mode support.
ONCE mode support which electrically isolates the microcontroller form the external
system.
High-speed input/output (HSIO) unit.
The design implementation of these modules are presented in Chapters 3 and 4.
2 1.1.3 Memory Support
The addressable memory space of the 80C196KC extends to 64 kilo bytes. An INST pin on the
microcontroller can be used to facilitate the overlap of ROM and RAM. This allows for an
increase in the addressable memory space. Figure 2.2 shows the major memory partitions.
7
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8XC196KC 8XC196KD
Addresses Addresses
OFFFFH 1OFFFFH External 1Memory
or
6000H OAOOOH 1/0
5FFFH 9FFFH
Program
Memory Either
20S0H I I Internal2080H OTPROM207FH or207FH Special- External
Purpose Memory
2000H 2000H Memory
1FFFH 1FFFH ·Port 4
1FFEH 1FFEH "Port 3
1FFDH 1FFDH
External
200H 400H ,. Memory
,.
1FFH 3FFH
Register
OH OH File
FIGURE 2.2 : MAJOR MEMORY PARTITIONS
The microcontroller can address either internal or external Read-Only Memory (ROM). The one-
time-programmable-read-only-memory (OTPROM) located on the microcontroller stretches from
2000 Hex to 5FFF Hex. The 80C196KC is thus internally limited to an OTPROM of 16 k byte.
The microcontroller allows for the selection of internal or external memory mapping. An external
access pin (EA#) on the 80C 196KC governs the selection of the internal or external memory
access. Program memory is located upwards from address 2080H. Special purpose memory is
located at addresses 2000H - 2070FH. It contains several reserved memory locations as
presented in Figure 2.3a.
8
Stellenbosch University http://scholar.sun.ac.za
! i
8XC196KC 8XC196KD
Addresses Addresses
OFFFFH OFFFFH External
Memory
or
1/0
,
OAOOOH
,
6000H ,,
5FFFH 9FFFH ,Program ,,
Memory
,,
2080H mOOHI 1--'/207FH Special-207FH
, J
Purpose ,.
2000H 2000H
Memory
- e- \
\
1FFFH 1FFFH Port 4 \ \- - - \ \
1FFEH Port 3
\
1FFEH \
\
\
1FFDH 1FFDH , \.. External \ \, Memory , \
200H 400H
\
1FFH 3FFH \Register \
OH OH
File
Reserved (FFH)
PTS Vectors
Upper Interrupt
Vectors
Security Key
Reserved (FFH)
Reserved (20H)
CCB
Reserved (FFH)
Lower Interrupt
Vectors
FIGURE 2.3a : RESERVED MEMORY LOCATIONS
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The register file is divided into upper and lower register files as illustrated in Figure 2.3b.
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OFFFI-I
207FI-I
IFFFI-I
IfFDH
OIFFI-I
OIFFH
External Memory
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Memory
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Reserved (FFI-I)
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Upper Interrupt Vectors
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Reversed (201-1)
Chip Configuration Byte
(CCBl
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Lower Interrupt Vectors
,
20 5EI-I
20401-1
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20201-1
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.---------------, 01 FFI-I
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____________ OIOOH
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_L--------------' OOOOH
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FIGURE 2.3b : REGISTER FILES OF THE 80C196KC
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2.1.2 Non-volatile ram/real-time Clock
The design requires the use of a device to store data in the absence of an external power source.
It also requires the presence of a real-time clock in order to time-stamp the required data.
A component with support for both requirements was identified as the DS 1244Y. The
DS1244Yis a 64-k bit NVSRAM with a phantom clock.
2.l.2.1 Phantom Clock
Data retention is maintained with the presence of a self-contained lithium energy source which is
guaranteed for 10 years.
2.1.2.2 Battery back-up Support
The on-chip clock is termed phantom since it is invisible to the microcontroller unless a pattern
generated in a 64-bit serial bit stream is matched
2.1.3 Dallas Touch Memory
In a situation where the radio or optic fibre communication between the microcontroller-based
system and a remote personal computer is neither viable nor possible, the Dallas Touch Memory
is utilized as a mobile data transfer mechanism.
This implies that in the event of a communication failure, all the data transferred to and from the
system via the radio or optic-fibre link, can also be transferred via the mobile touch memory tags
1 1
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2.1.3.1 Mobility
The touch memory is a chip-based data carrier with a diameter of 16mm and a thickness of 6mm.
The physical shape of the device is illustrated in Figure 2.4.
FIGURE 2.4 : DALLAS TOUCH MEMORY MODULE
Due to the small size and weight of the container, it is effortlessly transported by the user.
2.1.3.2 Durability
The touch memory is housed in a stainless steel can which is engraved with a unique registration
number. The stainless steel can has been tested to withstand harsh environments with operating
temperatures ranging from -40°C to +70°C. The can is also highly resistant to dust, moisture and
shock.
2.1.3.3 Reliability
The manufacturer offers a 10 year guarantee on the data retention of all memory offered in the
Dallas Touch Memory product range. The data integrity is assured with strict read/write
protocols. The touch memory offers a unique, factory lasered and tested 64-bit registration
number. This number consists of an 8-bit family code, a 48-bit unique serial number and a 8-bit
CRC byte.
12
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!
The memory device also complies with the UL#913(4th Edit) This implies an intrinsically safe
apparatus, approved under entity concept for use in Class 1, Division 1, Group A, B, C and D
locations.
The manufacturers provide a guarantee that the identity code of the device is unique. The unique
64-bit lasered ROM string is sown in Figure 2.5a. A I-wire Cyclic Redundancy Check is
generated using a polynomial generator consisting of a shift register and XOR gates as shown in
Figure 2.5b. The polynomial is X3 + X5 + X4 + l. The CRC is used to verify the integrity of data
being transferred to and from the Dallas Tag.
8-Bit CRC Code 48- Bit Serial Number
FIGURE2.5a: 64-BIT LASERED ROM
FIGURE2.5b: l-WIRECRC GFNERAlDR
2.l.3.4 Operation of the DS1996
The DS 1996 has three main components, the 64-bit lasered ROM, a 256-bit scratch pad and the
65536-bit SRAM. The busmaster first provides one of six ROM-function commands. 1) Read
ROM [33H], 2) Match ROM [55H], 3) Search ROM [FOH], 4) Skip ROM [CCH], overdrive
skip-ROM or overdrive Match-ROM [3CH or 69H]. Overdrive mode is where all subsequent
communication occurs at t higher speed.
13
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After a ROM Function Command is unsuccessfully executed, the memory functions become
accessible and the master device may provide one of four memory function commands. 1) Write
scratchpad [OFH], 2) Read scratchpad [AAH], Copy scratchpad [55H], Read memory [FOHl
The Memory Function Flow Chart is presented in Figure 2.6a. All the data is read and written
with the least significant bit first. The other touch memory devices in the range operate similarly.
14
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FlGURE6.2b: Mr<.MORY FUNCTION Fl,OW CHART FOR roUCIlI"IEMORY DEVICE
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2.1.3.5 Storage Capacity
A block diagram of the 64-k bit touch memory is presented in Figure 2.7a, with the memory map
and address registers presented in Figure 2. 7b.
STARTING
ADDRESS
32-byte intermediate storage scratchpad
OOOOH
~
0020H
~
f-<
>-<
o:l
~ IFEOH
'<t
\0
32-byte final storage NV RAM
32-byte final storage NV RAM
I I I I I I I
I I I I I I I
I I I I I I I
1 : I I I I :
32-byte final storage NV RAM
page 0
page 1
page 225
FIGURE 2.7a : DS1996 MEMORY MAP
7 6 5 4 3 2 o
Target Address (TAl)
Target Address (TA2 )
Ending Address with Data Status (E/S) (Read Only)
FIGURE 2.7h: ADDRESS REGISTERS
16
Stellenbosch University http://scholar.sun.ac.za
Features of the Dallas Touch Memory used in the design is presented in Table 2.1
I-Wire 48-Bit ReadIWrite Secure Real-Time Maximum Package Stainless
Compatible Unique Memory Memory Clock Data Rate Style Steel
Identification Size (bits)
DSI990 y y ° N N 16 kbps R y
DS1991 y y 1,152 Y N 142 kbps RIF y
DSI992 y y 1,024 N N 142 kbps RIF y
DSI993 y y 4,096 N N 142 kbps RIF y
DSI994 y y 4,096 Y y 16 kbps RIF y
DSI996 y y 65,536 y N 142 kbps RIF y
Package R = Rounded rim MicroCan
Style F = Flanged rim Microcan
TABLE 2.1 : TOUCH MEMORY FAMILY
The 64 k-bit touch memory is used for the transfer of recorded transactions. The transactions are
transferred from the microcontroller-based system to the database located on the personal
computer. The 4-k bit touch memory is used for system configuration and interrogation with date
and time synchronization. The l-k bit touch memory is used as a user identification tag
containing system interrogated user control data.
17
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21.3.6 Parasitic Power
The block diagram indicating the parasitic-powered circuitry is presented in Figure 2.8.
Lid
Contact
I-Wire Function
-<:'
Control
--- f------
Memory ~
Function
Control -<:'--
1---------------1 }
1 1
~ 64-Bit Lasered 1
Data.........".,. I ROM 1
1 1
L__ _
MEMORY
3V
Lithium
SRAM
(256-Bit Pages)
64K-Bit
T
Parasite-Powered
Circuitry
256-Bit
Scratchpad
FIGURE 2.8 :INTERNAL STRUCTURE OF THE DALLAS TOUCH MEMORY
The circuitry "steals" power whenever the data line is high. The data line provides sufficient
power as long as the specified timing and voltage of the parasitic power is that the lithium cell is
conserved and that if the lithium cell is exhausted of energy, the ROM identity serial number can
still be accessed.
2.1.3.7 Ease of Implementation
The touch memory tags are rugged read/write data carriers that act as localized databases that can
easily be accessed with minimal hardware. The data is transferred serially via a I-wire protocol
which requires only a single data lead and a ground return.
18
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2.1.4 Intel 82510 Universal Synchronous Receiver and Transmitter (UAR1)
The design requires the use of two UARTS. One for serial communication with a remote
personal computer and the other for communication with the Dallas Touch Memory.
Communication with the touch memory requires the inclusion of an external UART with flexible
baud rate control. In order to establish communication with the touch memory, a reset pulse is
required. This reset pulse is obtained by configuring the band rate of the UART to 10473 band.
Once the reset pulse has initiated a response from the touch memory, the band rate must then be
altered to 115200 baud for further communication.
The Dallas Touch Memory also supports an 'overdrive' mode which increases the communication
speed by a factor of 10. This implies that the UART chosen should support the new speeds. The
Intel 82510 asynchronous serial controller is chosen for its intelligence and versatility. The UART
comprises two independent FIFOs and character control recognition (CCR) for the purpose of
data butTering and increased software efficiency. The controller also has two baud rate
generators/timers, an on-chip crystal oscillator and seven programmable VO pins. A block
diagram of the UART is presented in Figure 3.14.
2.1.4.1 , Register Support
The Intel 82510 has a set of registers which can be configured to appear identical to those of the
16450 UART. This feature provides complete software compatibility, with the IBM personal
computer environment.
2.1.4.2 Reduced Power Consumption
Both the Intel 80C 196KC microcontroller and the Intel 82510 UART support the "sleep" and
"idle" modes which reduce unnecessary power consumption.
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2.1.5 Programmable Logic Devices (PLDs)
The address decoding requirements for the phase 1 hardware is implemented with the use of
GALs (Gate Array Logics), rather than discrete logic components. The 22V10-GAL was
selected for it's logic capacity and access time in order to comply with the design requirements of
the hardware. The minimum access time allowed for is 7,5 ns as reflected in the hardware timing
specification presented in Appendix A.
Due to the flexibility required from the hardware, a state machine is coded into the GAL in order
to facilitate multiple wait-states for a range of access times.
2.1.5.1 Configurability
A state machine is used to implement wait-states for the Intel 196 micro controller in a 22V 10
GAL. The reason for this being that the performance and time determinism are considerably
better in state machines implemented in gates and flip-flops than in a CPU The two basic types
of machines considered were the Moore and Mealy. The Mealy machine's outputs are a function
of the present state and all of the inputs whereas the Moore machine's outputs are a function of
the present state only. The Mealy machine then changes it's outputs immediately when the inputs
change whereas the Moore machine has to change state first. In the situation where the state
machine is used to implement a wait-state system, the Moore machine is the relevant choice since
it would wait for a clock cycle before the output values can be changed. This is illustrated in
Figure 2.9.
Register
Inputs
LOGIC ICLK]
Reset--l'-----'
I OutputsLOGIC -L...- -'
Current State
The Moore machine used
FIGURE 2.9 : MOORE MACHINE DESIGN
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The state machine is implemented in the VHDL language then compiled and tested using available
synthesis and simulation tools. Since the state coding does not affect the behavior of the state
machines, it does not have to be described in the VDHL code. The synthesis tool usually includes
a state machine optimizer which is used to optimize for desired performance and area. Due to the
fact that the synthesis tool originally used in the development of the phase 1 system did not have a
state machine optimizer, the state coding was included in the VHDL code.
It is accepted that both the Moore and Mealy machines can have signal spikes on the outputs but
with the state decoding assigned in the VHDL code, the outputs are guaranteed to be spike-free.
This is due to the fact that the outputs are generated directly from the state flip-flops. The output
used as a wait-state signal is a clocked output and hence also yields a spike-free signal via the
extra D-type flip-flop, This is illustrated in Figure 2.10.
CLK
Register CLK Register
Input Output
LOOIC LOOIC I-
r-- (wait)
Reset _j Reset _j
Current state
FIGURE 2.10: MOORE MACHINE WITH CLOCKED OUTPUT
A synchronous state machine was used rather than an asynchronous machine in order to produce
the required results.
2.1.5.2 Programming Support
The software used to compile, synthesize and simulate the VHDL code used to program the
22V10 GAL is provided by CYPRUS. The title of the software package is WARP and the
version used in this design is ver 3.3
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2.1.5.3 Reliability
The use of PLD technology introduces an increased sense of reliability due to reduced component
count, internal connectivity and sophisticated software analysis support.
2.1.5.4 Cost-effectiveness
The cost of a single PLD is far less than the cost of the equivalent gate-level hardware required to
accomplish the same task. Design time is also greatly reduced due to the reconfigurable nature of
the PLD.
2.1.6 Optic Fiber Communication
A communication platform was required for data communication between a remote personal
computer and the rnicrocontroller-based system. The communication hardware had to be
designed to support RS232 pin compatibility in order to operate otT the standard serial
communication port of the personal computer. A block diagram illustrating the design of the
communication hardware is presented in Figure 2.11.
+9V TO +12V de
V+IN
-
V-IN )
-9Vto -12Vde -
GND
-
MONITOR
-
TxIN
-
RxOUT
-
FIGURE 2.11 : OPTIC FIBER COMMUNICATION HARDWARE
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The criteria which led to the selection of the communication are as follows:
2.1.6.1 Reliability
The communication system has to be reliable over a distance of up to 100 m and the system has to
support a band rate of 19200. Due to the nature of the project, the system needs to be immune
to electrical noise found in an industrial environment.
2.1.6.2 Safety
The project is developed for use in the fuel industry and a great deal of safety precautions need to
be considered when designing such a system. The optic fiber system provides full optic isolation
between the remote personal computer and the microcontroller-based system. The system also
offers intrinsic safety in regions of frequent lighting strikes.
2.1.6.3 Cost-effectiveness
The nature of the project required the use of a low cost polymer fiber to be used instead of glass
The polymer fiber allows for terminations to be performed without the need for expensive
equipment normally required for glass.
The polymer fiber thus proves more cost-effective to install or repair.
2. 1.7 Radio Communication
A problem encountered with the installation of the fuel management system brought about the
need for a means of communication which did not require any physical connection between the
microcontroller and a remote personal computer. The radio communication system incorporates
a communication module with a prepaid frequency band. This module is manufactured by
Radiornetrix. Additional circuitry had to be designed around the module in order to make the
complete radio transceiver RS232 compatible.
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The transceiver unit operates at the UHF frequency of 433 MHz and supports half duplex data
transmission at speeds up to 40-klbits per second. The range obtainable from the unit is 120
meter in open ground. A block diagram of a fully buffered CMOS interface is presented in Figure
2.12.
Radio data
Transceiver
FIGURE 2.12: RADIO COMMUNICATION HARDWARE
2.1.7.1 Reliability
In order to improve the bit error rate performance on data sent, a 50:50 mark:space average is
implemented. This is accomplished by transmitting each byte twice. The first transmission sends
the actual byte and the second transmission sends it's logical compliment. The decoder thus
determines the integrity of each byte received and on a parity failure selects the subsequent
inverted odd byte.
24
Stellenbosch University http://scholar.sun.ac.za
2.l.7.2 Ease of Implementation
The modular nature of the design facilitates component replacement rather than on-site fault
diagnosis. The RS232 pin compatible design supports the plug-in replacement of the optic fibre
communication module with the radio communication module. The wireless nature of the radio
transceiver eliminates the need for cable installation or repairs.
2.1.8 Microcontroller Supervisory Support
A common problem with microcontroller based systems with on-board memory is that of data-
loss or data-corruption during a power failure or fluctuation in the supply voltage. The memory
used in this project is non-volatile battery backed with a 10 year guarantee of on-chip battery life.
The package used is the Dallas semiconductor DS 1244Y 32 K byte non-volatile SRAM with an
on-chip phantom clock. An embedded lithium energy cell maintains calender operation and
retains RAM data. The chip has internal control circuitry which constantly monitors the supply
voltage Vee for an out-of-tolerance condition. When such a condition occurs, the lithium energy
source is automatically switched on and write protection is unconditionally enabled to prevent
corrupted data in both the memory and the real-time clock.
The DS 1244Y provides full functional capability for Vee greater than a set threshold voltage of
4.25 Volts and write protects for any voltage below 4.25 Volts. When the supply voltage decays,
the RAM automatically write protects itself with all the inputs becoming "don't cares" and the
outputs reverting to a high impedance state.
As Vee falls below approximately 3.0 Volts, the power switching circuit connects external Vee to
the RAM and disconnects the lithium energy source. Normal RAM operation once again resumes
after Vee exceeds 4.5 Volts.
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One of the issues which is however not addressed by the secure write protection strategy of the
NVSRAM is that there is a strong likelihood that data is currently being processed during a power
failure. This implies that the now fluctuating bus states are resulting in erroneous data or
addresses being passed in the system.
An example of this would be when the supply voltage (Vcc) has fallen below the allowable 10%
of the NVSRAM phantom clock and time has already elapsed for performing any system
housekeeping functions such as storing off data and storing the state of the microprocessor.
An essential requirement would be to save the data before write-protecting the memory.
This could only be done if the impending power failure could be detected well in advance of the
10% "shut -off-point". This early detection would allow enough time for the essential
housekeeping functions to be performed. The system implemented in this project is considered
sufficiently reliable for production systems where data integrity is a high priority.
2.1.8.1 Power Monitoring Systems
Two separate power monitoring systems are implemented together in order to provide a "back-
up" in the event of anyone of the two systems failing. The two systems chosen were selected
from different manufacturers in order to avoid the occurrence of common faults.
The first power monitoring system uses the DS1233 5% and the DS1233 10% 5 Volt reset
semiconductor chips manufactured by Dallas Semiconductor. The two Ies operate in sequence
during a power failure. The first Ie withdraws the signals from the busses then the second Ie
issues a microcontroller reset.
The second power monitoring system uses the MAX695 chip manufactured by MAXIM. This
chip takes control of the chip select signal to the NVSRAM during a power failure to avoid
unwanted chip access. The MAX695 also withdraws the signals from the busses and then issues a
microcontroller reset on power failure
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The full implementation of both systems is presented in Chapters 3 and 4. The first system is used
in conjunction with the DS 1244Y in the PHASE 1 design, while in PHASE 2 the second system is
implemented as a back-up for additional protection against data corruption.
2.1.9 CPLDs and FPGAs
In the production and development of electronic systems today, there is a drive to increase the use
of high density PLDs because of the current similarities between these PLDs application specific
integrated circuit (ASICs) and application specific standard products (ASSPs) [7]. The factors
influencing this increased use of high density PLDs are:
high integration
high density
high performance
low cost
short time-to-market
design flexibility
Programmable logic includes all of the digital logic circuits configured by the end-user, which
includes the simple, low-density. Generic Array Logic (GALs), Programmable Array Logic
(PALs), Field Programmable Gate Arrays (FPGAs) and Complex PLDs (CPLDs). Figure 2.13
illustrates the CMOS logic product range offered by Altera [7].
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Standard
Logic
FIGURE 2.13 : ALTERA'S CMOS LOGIC PRODUCT RANGE
The two prominent high density logic devices manufactured today are the FPGAs and the CPLDs
There exists great controversy between the use of each of these components with manufacturers
choosing to specialize in the one or the other. The CPLDs and FPGAs have different interconnect
structures. The segmented interconnect structure of the FPGA used multiple metal lines of
ranging lengths, connected by pass transistors or anti-fuses, to connect logic cells.
The CPLD uses a continuous interconnect structure with continuous metal leads to higher speeds
and smaller die sizes than comparable FPGAs. A further feature in support of the CPLD is that
the continuous interconnect structure eliminates the unpredictable timing associated with a
segmented interconnect structure and provides fast, fixed delay paths between logic cells. Figure
2.14 illustrates the architectural structures and differences between the CPLDs and FPGAs.
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FIGURE 2.14: ARCHITECTURAL STRUCTURES OF CPLDs AND FPGAs
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Other differences between CPLDs and FPGAs include the fact that while CPLDs are gate
intensive implying that they are well suited to wide input functions, FPGAs are register intensive,
but where input functions wider than 4 would require extra levels. The CPLD is not register
intensive with between 32 and 560 registers where the FPGA has between 282 to +5000 registers.
An important difference between CPLDs and FPGAs is that currently the latter is non-volatile, but
re-programmable whereas the FPGA is volatile and must be re-booted at power-up.
2.1.10 Flex Series CPLD Range of Altera
The selection and implementation of Altera's products is attributed partly to the quote that
"Altera's PLDs are the fastest and largest in the country". [7] Further reasons supporting this
selection are presented below.
2.1.10.1 Performance
Altera utilizes state-of-the-art CMOS processes, which results in the fastest possible performance
The continuous interconnect structures result in fast and consistent signal delays in the device.
Certain of Altera's devices also have specialized on-chip circuitry which further enhance the
performance.
2.1.10.2 High-density Logic Integration
Altera's high-density logic leads to the reduction in board space and cost. Altera's devices range
in densities from 300 to 250 000 usable gates. The logic densities allow the devices to easily
integrate large numbers of standard logic devices, PLDs, FPGAs or custom devices. Applications
previously implemented into ASICs can now just as easily be implemented into Altera's FLEX
devices.
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2.1.10.3 Cost-effectiveness
"Altera offers the most cost-effective, highest performance programmable logic available". [7]
It is also important to note that Altera's PLDs are similar in cost to equivalent gate array logic
components.
2.1.10.4 Development Cycle
The shorter development cycles can directly be attributed to the easy-to-use MAX +PLUS II
software. With Altera's software, the design entry, processing, verification and device
programming require only a few hours to complete. The MAX +PLUS II development cycle is
presented in Figure 2. 15
I Design Concept I I Design Entry I Design Processing Design Simulation DeviceProgramming System Test
FIGURE 2.15 : MAX+PLUS II DEVELOPMENT CYCLE
AJtera has supported the development of direct integration of most EDA manufacturers software
with its own MAX+PLUS II. Altera has developed its MAX+PLUS II software with support for
industry-standard design entry, synthesis and verification tools. This project makes use of the
synopsis design verification tool, which contributed to the choice ofMAX+PLUS II software as
the possible solution.
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2.1.10.5 Mega-function Support
AItera provides MegaCore functions and supports the AItera Mega-function Partners Program
(AMPpSM) mega-functions. Mega-functions are off-the-shelf building blocks that implement
useful functions such as processors, Digital Signal Processing (DSP) functions, bus controllers,
and interfaces. [7] The mega-functions provide a high degree of flexibility and performance which
is not attainable in fixed-function devices. These functions can be targeted to various applications
required by the design.
LPM-Megafunctions
A1tera's FLEX10K devices have created a paradigm shift in design methodology. Designers are
moving away from schematic-based design techniques and are turning to modem design
techniques that use hardware description languages (HDLs), megafunctions and libraries of
parameterized modules (LPMs).
The LPMs objective is to enable architecture-independent design without sacrificing silicon
efficiency. LMP functions take maximum advantage of the FLEX architecture thereby producing
high performance functionality. For instance a multiplier function implemented in a FLEX device
out-performs a multiplier function implemented in competing devices [26]
For performance optimization, designers can use the LPM-latency parameter to create a pipelined
multiplier that is suited to the FLEX architecture, utilizing the many chains. Competing vendors
provide significantly less, if any support for the LPM. For example, the XBLOCK methodology
used by Xilinx, does not support signed multipliers which are vital for certain application the
LPM-counter and the LPM-MUX megacore-functions.
The A1tera MegaCore functions are pre-verified Hardware Description Language (HDL) design
files for complex system-level functions. [7]
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2.l.10.6 JAM Programming and Test Program
The JAM programming solution consists of two software components. The first being the JAM
composer and the second the JAM player. Figure 2.16 describes the basic JAM flow.
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FIGURE 2.16 : FLOW DIAGRAM OF ALTERA's JAM SYSTEM
The JAM composer writes the JAM file (*jam) that contains the user data and programming
algorithm which is required to program the design into a device. The JAM player interprets the
JAM file and manages the JTAG (Joint Test Action Group) port to program the device. The
JAM instruction set includes JTAG-based instructions as well as algorithmic instructions.
Most Altera devices comply with the JTAG specification IEEE 1149.1 std by providing BST
capability for input, output and dedicated configuration pins. The BST architecture can test pin
connections without the use of physical test probes and capture functional data while the device is
operating normally. [32] In order to perform the boundary test, the data has to be serially forced
into the boundary scan cells. The captured data is then serially shifted out and externally
compared to expected results. This technique is illustrated in Figure 2.17a and 217b
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FIGURE 2.17a : IEEE STD. 1149.1 BOUNDARY-SCAN TESTING
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FIGURE 2.17b: BOUNDARY SCAN TESTING LAYOUT
The BST technology can be used for in-circuit reconfiguration in the FLEX lOK devices used in
this project.
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Figure 2.18 illustrates the hardware connections required to implement the BST technology for
the FLEX 10K device.
FIGURE 2.18: JTAG PROGRAMMING AND CONFIGURATION
WITH THE BYTE BLASTER
The BST mode requires the use of 5 specific pins. They are the TDI (Test Data Input), TOO
(Test Data Output), TMS (Test Mode Select), TCK (Test Clock Input) and the TRST (Test
Reset Input), where the TRST pin is optional. A description on the implementation of this
hardware is described in Chapter 4, section 4.1.5.
2.1.10.7 In-circuit Configurability
The Altera FLEX 10K device supports in-circuit re-configurability. The FLEX 10K device allows
various configuration schemes to be selected on power-up. These are presented in Table 2.2 with
their typical uses presented in Table 2.3.
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Configuration Methods
The FLEX 10K architecture uses SRAM cells to store the configuration data for the device. The
SRAM cells have to be reloaded each time the circuit powers up and begins operation. The
devices configuration mode is entered, followed by the device initialization mode placing the
device into user mode where the device functions as programmed. The FLEX 10K device can be
either configured on power-up or during operation by allowing an external device to take control
of the dedicated pins assigned to configuring the device.
Initialization of the FLEX 8000 device can be controlled by the internal oscillator in the device or
by an external clock signal, whereas the FLEX 10K device initialization can only be controlled by
an external clock signal. This clock is provided by the EPROM or intelligent controller. Once the
device is reconfigured in-circuit, normal user-mode operation can resume. The process from
configuration to user mode takes less than 320 mseconds. A timing diagram illustrating the
configuration cycle of the FLEX 10K device is presented in Figure 2.19.
FLEX 10K Configuration Cycle
nCONFlG
nSTATUS _
CONf.DONE _
DCI.K ••• ULnSUL ...~
DArA ••• ~ ••• High-Z
MODE =::=::=-:~::;:=~=:=:=~~ X Ir.ilialization ••• ====~X =;u=se=r =
--~
FIGURE 2.19: TIMING DIAGRAM FOR CONFIGURATION OF
FLEX 10K DEVICE[41]
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The EPC2, EPCl or EPC1441 EPROM devices store the configuration data in its array and
serially clocks the data out with an internal oscillator. On the EPROM, the OE, NCS and DCLK
pins supply the control signals for the address counter and output tri-state buffer. The passive
serial configuration methods used in the project also allows for the configuration of a single FLEX
10K device or multiple FLEX 10K devices. Figure 2.20 shows the pin connections for the
EPROM configuration of both single and multiple FLEX 10K devices.
FIGURE 2.20 : PIN CONNECTIONS FOR CONFIGURATION OF FLEX IOK
DEVICE/S USING AN EPROM
During the development stage of this project, the byte blaster is used to upload the data into the
FLEX 10K devices. The configuration scheme is again the passive serial, where the byte blaster
provides the clock signal for serial data transfer. Figure 2.21 indicates the pin connections used
for PS byte blaster configuration of both single and multiple FLEX 10K devices.
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FIGURE 2.21a : SINGLE FLEX 101( DEVICE
FIGURE 2.21b: MULTIPLE FLEX 10K DEVICES
Altera's MAX +PLUS II software is used to generate the necessary files for configuring the FLEX
10K devices. If the byte blaster is used for configuration, an SRAM object file (sot) is generated
by MAX+PLUS II. If the serial EPROM is used for configuration, a programmer object file
(pot) is generated by MAX+PLUS II.
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2.1.10.8 FLEX lOK Architecture
Logic Implementation Structure
The FLEX 10K family is the first PLD family that is designed to implement designs that integrate
a complete system on a device. [33] Altera offers a range of speed grades in the FLEX 10K range
with the latest speed grades allowing FLEX 10K devices to achieve the best high-density
performance in the PLD market. Table 2.5a and 2.5b presents the FLEX 10K family features.
The SRAM based FLEX 10K device has a flexible, programmable embedded array which consists
of embedded array blocks (EABs). These EABs contain 2-k bits of RAM (4-k bits for the FLEX
10 KE).
Typical gates (logic and 10 000 20000 30000 40000 50000
RAM), Note (1)
Usable gates 7000 to 15000 to 22000 to 29000 to 36000 to
31000 63000 69000 93000 116000
Logic elements (LEs) 576 I 152 I 728 2304 2880
Logic array blocks (LABs) 72 144 216 288 360
Embedded array blocks 3 6 6 8 10
(EABs)
Total RAM bits 6 144 12288 12288 16384 20480
Maximum user l/O pins 134 189 246 189 310
TABLE 2.Sa
41
Stellenbosch University http://scholar.sun.ac.za
Typical gates (logic and RAM) Note (1) 70000 100000 130000 250000
Usable gates 46000 to 62000 to 82000 to 149000 to
118000 158000 211000 310000
LEs 3744 4992 6656 12 160
LABs 468 624 832 1520
EABs 9 12 16 20
Total RAM bits 18432 24576 32768 40960
Maximum user VO pins 358 406 470 470
Note of tables
(1) For designs that require ITAG boundary-scan testing, the built -in ITAG circuitry contributes up to 31 250
additional gates.
TABLE 2.Sb
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A block diagram illustrating the internal structure of the FLEX lOK device is presented in Figure
2.22.
Element
Local
Interconnect
FIGURE 2.22 : DIAGRAM OF INTERNAL STRUCTURE OF FLEX lOK DEVICE
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The logic array consists of logic array blocks (LABs) which communicate through a fully
populated local interconnect structure. The LAB consists of Logic Elements (LEs). Each LE
contains a four-input look-up table (LUT) and a programmable register with a local clock enable
control. Each LE then offers a dual-output structure that allows for both combinational and
sequential output. The fast track interconnect routing structure provides communication for both
the LABs and the EABs. Each interconnect row and column feeds multiple I/O elements (IOEs).
With the FLEX 10K family, it is now possible to implement a variety of mega-functions as
efficiently in a PLD as an embedded gate array. The EABs can be used to create ROMs, FIFOs
and asynchronous, synchronous and dual-port RAM. EABs can be configured for various width
and depths without the sacrifice of speed. All logic array capabilities offered by teh FLEX 10K
device remain unaffected by the use ofEABs for memory implementation. With the use ofEABs,
it is now possible to implement specialized arithmetic functions more efficiently than with
traditional logic arrays.
Multivolt I/O Support
The Altera devices offer MultiVolt I/O operation, allowing these devices to interface directly with
other devices of different voltages. Altera's 5,0 Volt range can interface with 3,3 V and 5,0 V
devices.
Internal Tri-state Implementation
The FLEX 10K family provides full tri-state emulation that enables the implementation of the
internal tri-state busses required in this project's design.
Flexible Package Option
Altera offers a range of FLEX 10K devices which support pin-compatibility within the same
packages. This project requires the use of the FLEX 10KIO device in the QFP package. The pin-
compatibility support offered by Altera means that it allows for migration from a 10 000 gate
device (FLEX 1OK10) to the FLEX 10K20, 10K30, 10K40 and 10K50 devices in the same QFP
package
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This provides the designer with the option of modifying the PLDs internal design to such an
extent that the densities may increase by 400% while no modifications are required to the PCB.
2.1.10.9 Selection Criteria
A number of factors contributed to the selection of the FLEX 10K device for this project. The
logic density of the FLEX 1OK10 with its 10 000 gates was the smallest component which could
contain the design. The PCB designed for this project has support for FLEX 10K devices. They
are configured in cascade, with the 16-bit address/data bus passing through both devices. The
design methodology, along with the migration support offered for the FLEX 10K devices, allows
the logic density to vary from 2x 10 000 gates to 2x 50 000 gates, using the QFP 144 pin
package.
The FLEX 10K family was primarily chosen for its support of mega-function implementation.
This technology allows for the incorporation of many off-the-shelf building blocks that implement
useful functions such as processors, DSPs, bus controllers and interfaces.
The bus must therefore be able to present a tri-stated state and this requires the feature offered by
the FLEX 10K device.
2.2 The Support Software
All of the source code for this thesis is contained in the CD appended to this thesis.
2.2.1 80C196X A96 Compiler
An overview of the application development process offered by the BSO Tasking software is
presented in figure 2.23.
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FIGURE 2.23: BSO TASKING'S APPLICATION DEVELOPMENT PROCESS
The ASM 196 compiler ofBSO Tasking is used to compile the files for microcontroller
initialization (startup.A96), temporary register initialization (tmpreg.A96) and LCD initialization
(LCDinit.A96). The reason for the use of assembly language rather than the C language for
implementation code, is for the purpose of speed optimization.
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2.2.2 80C196X C196 Compiler
The Ansi-C compiler ofBSO Tasking is used to compile the source code for the 196
microcontroller-based system. The BSO Tasking compiler offers floating point support for the
80C196. A comprehensive set of libraries are offered as part of the BSO Tasking package.
2.2.3 PLD Programming Support
Cypress's WARP PLD programming software is used to compile, synthesize and simulate the
VHDL code for the GALS used in the PHASE 1 design. Figure 2.24 illustrates the development
process used by WARP.
FIGURE 2.24
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2.2.4 Altera's MAX+PLUS II
The MAX+PLUS II programmable logic development system is used in the design of the PHASE
2 CPLD supported system. This provides an architecture independent design environment which
ensures easy design entry, fast compilation and uncomplicated device programming [7].
Figure 2.25 illustrates the MAX +PLUS II design environment.
EDlF Standard
EDA Design Entry
(e.g. Synopsys)
JlIAX+PLUS DCompiler
High Level Design Entry Automatic Error
Location
EDIF Standard
EDA Verification
(e.g. Synopsys)Design-Rule Checking
Graphis Design Entry Logic Synthesis & Fitting Timing Simulation
Text Design Entry Multi-Device Partitioning Functional Simulation
Multi-Device
Simulation
Waveform Design Entry
Timing Driven
Compilation
Timing Analysis
Hierarchical Design Entry
Device Programming
Floorplan Editing OpenCore Evaluation
FIGURE 2.25 : THE MAXPLUS II DEVELOPMENT CYCLE
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MAX +PLUS II allows designers to combine text, graphic, and waveform design entry methods
while creating hierarchial single- or multi-device designs. The MAX +PLUS II compiler performs
minimization and logic synthesis, then lists the design into either a single or multiple devices, and
finally generates programming or configuration data.
The software design tool also offers design verification with functional and timing simulation with
delay prediction for speed critical paths. Simulation for multiple devices across multiple device
families is also supported by MAX+PLUS II. Altera's MAX+PLUS II software provides
interfaces to a wide variety of EDA tools. Synopsys is one of many companies with such an EDA
tool. The MAX+PLUS II software and these EDA tools share information via their EDIF netlist
files, SRAM object files (.sot), the library of parameterized modules (LPM), verilog HDL, VHDL
and Designware components.
2.2.5 Microsoft Visual Basic
Microsoft Visual Basic is used to develop a windows based fuel management software program
This program incorporates a microsoft access database, which stores data obtained from the
microcontroller-based system. The data is transferred between the personal computer and the
microcontroller via a RS232 serial communication link. The communication controls and data
packatized of information is coded into the software package. The software program also has
support for viewing a real-time memory map of the remote controller and its configuration. The
program has windows forms displaying data used for diagnostic purposes.
The main forms are presented in Appendix K.
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Third-party Custom controls used in the development of the program include:
PDQ Comm controls
Dallas Tag Communication Controls
Real- Time Graphics Controls
Copy-Protection Controls
2.2.6 Microsoft Visual C++
Due to the fact that Visual Basic did not support the binary manipulation required to interpret the
packatized data obtained from the microcontroller, additional math functions had to be created in
Dynamic Linked Libraries (DLLs). These DLLs are developed in the Microsoft Visual C++
development environment.
2.2.7 Tango Design Package
The schematic PHASE 1 of the microcontroller electronic design and all of it's peripherals were
created using the Tango Schematic Entry software. The PHASE 1 printed circuit boards were
created using the Tango PCB software. The routing of the PHASE 1 PCBs was completed using
the Tango Router.
2.2.8 Protei Design Package
The schematic, PCB and routing of the PHASE 2 design is completed using the Protel 99
development software.
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Chapter 3
Design of a PHASE 1
Microcontroller-based System using
Gate-level Logic Components
This chapter will review the design of the system consisting of the components illustrated in
Figure 3.1.
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Figure 3.2 presents the completed design of the PHASE 1 microcontroller-based system.
FIGURE 3.2 : PHOTOGRAPH OF THE PHASE 1
MICROCONTROLLER-BASED SYSTEM
3.1 Hardware Design
The hardware design of the PHASE 1 system makes use of gate-level logic components with
simple PLDs to perform the function of system control.
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3.1.1 Intel80C196KC Microcontroller
The 80C 196KC, 16-bit microcontroller is used in this design because of its comprehensive
peripheral support. The internal peripheral components are presented as implemented in this
design.
3.1.1.1 Design Considerations
Chip Configuration Byte (CCB)
This is the first byte fetched from memory after a device reset. A reset loads the CCB into the
Chip Configuration Register (CCR). The CCR is presented in Figure 3.3.
"7 6 5 4 3 2 0
II II I I I I II II II I I 1
Bit Function
0 =PD (Power-down Enable)
1 =BWO (Buswidth Control)
2 =WR (Write Select Strobe Mode)
3 = ALE (Select Address Valid Strobe Mode)
4 =IRCO (Internal Ready Control)
5 = IRCI Internal Ready Control)
6 = LOCO (Lock Bit 0)
7 = LOCI (Lock Bil I)
FIGURE 3.3 : CHIP CONFIGURATION REGISTER
The CCR control the internal READY mode, bus control signals, bus width operations and
power-down modes. The CCB is located at address 2018H A value ofFFH is written into the
CCB on power-up. This byte configures the microcontroller to allow for wait-states controlled
by the external READY pin.
Horizontal and Vertical Windowing
The 8XC196 supports both horizontal and vertical windowing which implements a scheme of
swapping three 24 byte memory blocks within the lowest 24 bytes of the lower register file. The
horizontal windows with their addresses are presented in Figure 3A.
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HWINOOW 0 (Read)
17H
16H
ISH
14H
13H
12H
IIH
IOH
OFH
OEH
ODH
OCH
OBH
OAff
09H
08H
07H
06H
OSH
04H
03H
02H
OIH
OOH
IOS2
lOS I
IOSO
WSR
!NT_MASK I
!NT_PEND I
SP STAT
IOPORT2
IOPORT!
IOPORTO
TIMER2 (HI)
TIMER2 (LO)
TIMERI (HI)
TIMER I (LO)
!NT PEND
!NT MASK
SBUF (RX)
HSI STATUS
HSI_ TIME (HI)
HSI_TIME (LO)
AD_RESULT (HI)
AD_RESULT (LO)
ZERO_REG (HI)
ZERO_REG (LO)
HWINDOW 0 (Write)
PWMO CONTROL
lOCI
lOCO
WSR
!NT MASKI
!NT_PEND I
SP CON
IOPORT2
IOPORT!
BAUD_RATE
TIMER2 (HI)
TIMER2 (LO)
IOC2
WATCHDOG
!NT PEND
!NT MASK
SBUF(TX)
HSO COMMAND
HSO_TIME (HI)
HSO_TIME(LO)
HSI MODE
AD COMMAND
ZERO_REG (l-ll)
ZERO_REG (LO)
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17H
16H
ISH
14H
13H
12H
IIH
IOH
OFH
OEH
ODH
OCH
OBH
OAff
09H
08H
07H
06H
05H
04H
03H
02H
OIH
OOH
HWINDOW I (Read/Write)
PWM2 CONTROL
PWMI CONTROL
Reserved
WSR
!NT MASKI
!NT_PEND I
Reserved
Reserved
Reserved
Reserved
Reserved
IOC3
Reserved
Reserved
!NT PEND
!NT MASK
PTSSRV (HI)
PTSSRV (LO)
PTSSEL (HI)
PTSSEL(LO)
AD TIME
Reserved
ZERO_REG (HI)
ZERO_REG (LO)
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HWINDOW 15 (Read)
17H
16H
ISH
14H
13H
12H
IlH
IOH
OFH
OEH
ODH
OCH
OBH
OAB
09H
08H
07H
06H
OSH
04H
03H
02H
OIH
OOH
PWMO_CONTROL
lOCI
lOCO
WSR
!NT MASKI
!NT PENDI
SP CON
Reserved
Reserved
Reserved
T2CAPTURE (HI)
T2CAPTURE (LO)
rOC2
WATCHDOG
!NT PEND
!NT MASK
SBUF(TX)
HSO COMMAND
HSO _TIME (HI)
HSO_TIME(LO)
HSI MODE
AD COMMAND
ZERO_REG (HI)
ZERO_REG (LO)
HWINDOW 15 (Write)
IOS2
lOS I
rosa
WSR
!NT MASKl
!NT PENDI
SP STAT
Reserved
Reserved
Reserved
T2CAPTURE (HI)
T2CAPTURE (LO)
TIMERI (HI)
TIMERI (LO)
!NT_PEND
!NT MASK
SBUF (RX)
HSI STATUS
HIS _TIME (HI)
HSI_TIME (LO)
AD_RESULT (HI)
AD_RESULT (LO)
ZERO_REG (HI)
ZERO_REG (LO)
FIGURE 3.4 :80C196KCs HORIZONTAL WINnOWS
Vertical windowing is not used in this design.
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3.1.1.2 Standard I/O Ports
The 80C 196KC has five 8-bit VO ports. The port pin functions are listed in Table 3.1
I i8~"Mt~);mmTi: lAsE " ,f&s •.••u: IAji~/ T! LliE W; L.·.SFRr •.•·••·•·•·••.•·••·•,••ruRttVbe .IC i : ....................} .......{mi ..? '."'."' .....
PO Input ACHO-ACH7 Input
Pl.O, Pl.l, Pl.2 Quasi-Bidirectional None
P1.3, PI.4 Quasi-Bidirectional PWMI,PWM2 Output IOC3
P1.5, P1.6 Quasi-Bidirectional BREQ#, HLDA# Output WSR
Pl.7 Quasi-Bidirectional HOLD Input WSR
pi.O Output TXD Output lOCI
P2.1 Input RXD Input or Output SPCON
P2.2 Input EXTINT Input lOCI
P2.3 Input T2CLK Input lOCO
P2.4 Input T2RST Input lOCO
P2.S Output PWMO Output lOCI
P2.6 Quasi-Bidirectional T2UP-DN Input IOC2
P2.7 Quasi-Bidirectional T2CAPTURE Quasi-Bidirectional
P3, P4 Open-Drain ADO-AD IS Bidirectional
Bidirectional
TABLE 3.1 PORT PIN FUNCTIONS
The configuring of the relevant port pins is done by writing to the input/output control registers
(lOCs). Figure 3.5 presents the four control registers lOCO, lOCI, IOC2 and IOC3 with their
configurations as used in this design.
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7 6 5 4 3 2 0
lOCO Bit Function
0 = Enable HSLO as HSI input
I = Timer 2 software reset
2 = Enable HSLO as HSI input
3 = Timer 2 external reset source
4 = Enable HSLO as HSI input
5 = Timer 2 reset source
6 = Enable HSI.O as HSI input
7 = Timer 2 clock source
7 6 5 4 3 2 0
lOCI Bit Function
0 = Select P2.5/PWM output
= Select external interrupt INT07 source
2 = Enable timer I overflow interrupt
3 = Enable timer 2 overflow interrupt
4 = Enable HSO.4 pin as output
5 = Select P2.0rrxD output
6 = Enable HSO.05 pin as output
7 = Select HSI interrupt source
7 6 5 4 3 2 0
JOC2 Bit Function
0 = Enable timer 2 fast increment
= Enable timer 2 up/down count
2 = Enable PWM clock prescaler
3 = Enable AD_TIME register
4 = Disable ND clock prescaler
5 = Select timer 2 overflow boundary
6 = Enable locked CAM entries
7 = Clear all CAM entries
7 6 5 4 3 2 0
IOC3 Bit Function
0 = Timer 2 internal clock enable
I = Reserved / CLKOUT disable
2 = PWM 1 select
3 = PWM2 select
4-7
FIGURE 3.5 : I/O CONTROL REGISTERS
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The port registers are presented in Figure 3.6.
7 6 5 4 3 2 o
0 = Port Pin 0
I = Port Pin I
2 = Port Pin 2
3 = Port Pin 3
4 = Port Pin 4
5 = Port Pin 5
6 = Port Pin 6
7 = Port Pin 7
Port Accessed by Read operation Write operation
0 IOPORTO Reads the current value of the port pins. The Not possible. Writing to IOPORTO does
port should not be read while an AID not affect Port 0, but does affect the baud
conversion is in progress. rate controller.
1 IOPORTl Reads the current value of the port pins. A Writes change the state of the port pin
port pin may have been written a value of latch. Changing the port pin latch has no
one but return a value of zero because it is effect on a port pin if its alternate function
being overridden externally. has been selected.
-
2 IOPORT2 Reads the current value of the port pins, Writes change the state of the port pin
except those pins that are output only. latch, except those pins that are input only.
Output-only pins return an unspecified value Input-only port pins have no pin latches,
and should be masked by software. so the value written is ignored.
3,4 IFFEH Reads the current value of the port pins. A Changes the state of the port pin latch.
port pin may have been written a value of Any external access of the bus controller
one but return a value of zero because it is overrides the value of the port pin latch to
being overridden externally. Ports j and 4 perform the bus operation. Ports 3 and 4
are always accessed together as a word read are always accessed together as a word
operation. write operation.
FIGURE 3.6 : 80C196KC PORT REGISTERS
Programming the Ports
Each VO port has an associated Special Function Register (SFR) which is used to read or write
the port pins. Not all the port SFRs are readable and writeable. Port 0 is only readable. Port 1 IS
readable and writeable. Port 2 is readable and writeable. The quasi-bidirectional ports 3 and 4
are also readable and writeable. When the value of an output pin is read, it's value is undefined
and should be masked. The port addresses are as follows:
I/O portO
I/O portl
I/O port2
OxOOOEH
OxOOOFH
OxOOlOH
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Port 0
Port ° is an input port that is also an analog input for the AID converter. Bits 0, 1, 2 and 3 are
used to read in the columns off the keypad, while bits 4, 5, 6 and 7 are used to read in the status
of the pump nossels (nossel switches). All of port ° is also connected in parallel to an 8-bit bank
of DIP switches. These switches are used to establish board diagnostic routines when the
microcontroller powers-up. The keyboard connections are illustrated in Figure 3.7.
FIGURE 3.7 : PHASE 1 DESIGN PORT CONNECTIONS
Port 1
Port I is an input/output with bits 0, 1, 2 and 3 writing out to the 4 rows of the keypad. Bits 4, 5,
6 and 7 are used to write data to the LCD which is implemented in 4-bit mode. The LCD also has
full support for 8-bit data transfer but due to the port constraints, it was decided to use the 4-bit
mode. A bank of 8-bit leds is connected in parallel to port 1 as illustrated in Figure 3.7.
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Port 2
Port 2 is an input/output port with many alternate functions as presented in Table 3.1. The timers
(timer 1 and 2) are used to generate interrupts for timed reading of ports as system status
monitors. Bit 6 is used as a control bit for the LCD, while bit 2 is used to hold the external
interrupt status. Bits 0 and 1 are the transmit and receive status bits used for the internal serial
communication port.
Ports 3 and 4
Ports 3 and 4 are not implemented as the AD bus is fully utilized in the system.
3.1.1.3 Serial I/O Port
The 8XC196KC includes a Universal Asynchronous Receiver and Transmitter (UART) with one
synchronous mode (MODE 0) and three asynchronous modes (MODES 1,2 and 3). Figure 3.8
presents the registers used in control of the serial VO port. In this design, the SP_CON register is
used to select the communication mode and enable or disable the receiver, enable or disable the
parity checking and control the nine-bit data transmission.
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7 6 5 4 3 2 0
X X X
SP_CON Register Bit Function
0,1 = Serial communication mode
2 = Even parity enable
3 = Receive enable
4 = 7B8 (transmit bit 8) flag
5,6,7 = Reserved bits
7 6 5 4 3 2 0
X X
SP_ST AT Register Bit Function
0,1 = Reserved bits
2 = Overrun error bit (OE)
3 = Transmitted empty (TXE)
4 = Framming error (FE)
5 = Transmit interrupt (TI)
6 = Receive interrupt (RI)
7 = Receive parity error (PI PE) I Receive bit 8 (RB8)
7 6 5 4 3 2 0
X X X X X X X
INT MASK Bit Function
6 = Enable or masks the serial port interrupt
7 6 5 4 3 2 0
X X X X X X
INT_MASKI Bit Function
0 = Enables or masks the transmit interrupt
I = Enables or mask the receive interrupt
7 6 5 4 3 2 0
X X X X X X X
INT PEND Bit Function
6 = Indicates a pending serial port interrupt and is cleared on interrupt service
7 6 5 4 3 2 0
X X X X X X
INT PENDI Bit Function
0 = Indicates pending transmit interrupt and is cleared on interrupt service
= Indicates pending receive interrupt and is cleared on interrupt service
7 6 5 4 3 2 0
X X X X X X X
IIOCI Bit Function
5 = Enable/disable the TXD function of port 2 bit 0
15 14 13 12 II 10 9 8 7 6 5 4 3 2 0
BAUD_RATE Bit Function
0-14 = Baud rate value
15 = Selects the clock source
7 6 5 4 3 2 0
SBUF(RX) Bit Function
0-7 = Contains the data received from the serial port
SBUF(RX) Bit
0-7
Function
= Contains data ready for transmission
FIGURE 3.8 CONTROL REGISTERS FOR SERIAL COMMUNICATION PORT
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Use of these registers in the implementation of the internal serial port can be seen in the flow
diagram presented in the section of software design on the PHASE 1 system. The baud rate of
the communication port can be set by entering a value into the baud rate register. The required
value used in this design was calculated as follows:
BAUDVALUE
Oscillator frequency
- 1
Baud rate x 16
20 MHz
9600x16
129
- 1
Hence the value entered into the Baud _Rate Register is 8081 Hex, since the most significant bit is
set in order that XTAL 1 may be used as the clock source for the baud _rate generator.
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3.l.l.4 Interrupts
Table 3.2 presents all the interrupts used in this design.
Special Unimplemented
Opcode
Unimplemented
Opcode
Special
ISINT15
Software Trap
NMI (2)
TRAP Instruction
NMI
2010H
203EH
Each of the following, maskable interrupts can be assigned to the PTS
Any PTS interrupt has priority over all other maskable interrupts
INT14
INT13
HSI FIFO Full
EXTINTI (2)
HSI FIFO Full
P2.2
203CH
203AH
205CH
2S0AH
14
13
INTI2 Timer 2 Overflow Timer 2 Overflow 2038H 2058H 12
INTI I Timer 2 Capture (2) Timer 2 Capture 2036H 20SGH II
INTIO HSI FIFO 4 HSI FIFO Fourth Entry 2034H 2054H 10
9INT09 Receive RI Flag (3) 2032H 20S2H
8INT08 Transmit TI Flag (3) 2030H 2050H
INT07 7EXTINT (2) P2.2 or PO.7 200EH 204EH
INT06 Serial Port RI Flag and TI Flag (4) 200CH 204CH 6
SINTOS Software Timer Software Timer 0-3
Timer 2 Reset
AID Conversion Start
200AH 204AH
INT04 4HSI.O Pin (2) HSI.O 2008H 2048H
INTO3 High Speed Outputs HSO.O-HSO.S 2006H 2046H 3
2INT02 HSI Data Available HSI FIFO Full or HSI
Holding Reg. Loaded
2004H 2044H
INTO I AID Conversion
Complete
AID Conversion
Complete
2002H 2042H
oINTOO Timer Overflow Timer I or Timer 2 2000H 2040H
TABLE 3.2: INTERRUPT VECTOR SOURCES, LOCATIONS AND PRIORITIES
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When the microcontroller detects an interrupt, it generates and executes a special interrupt call.
The contents of the program counter are pushed onto the stack after which the contents of the
appropriate interrupt vector are loaded. The upper and lower interrupt vectors in the special
purpose memory contain the addresses of the interrupt service routine. The CPU executes the
interrupt service routine at the relevant address. Once the service routine has been completed, the
program counter is reloaded from the stack allowing program execution to continue.
The priorities of the interrupts are as indicated in Table 3.2. The interrupt priorities are altered in
this design by controlling the interrupt mask registers. The registers flagging and controlling the
interrupts are presented in Figure 3.9.
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7 6 5 2 o4 3
INT MASK Bit
o
1
2
3
4
5
6
7
7 6
Functions
= TIMER MASK
=AD MASK
= HSIDAT MASK
=HSO MASK
= HSIO MASK
= swr MASK
=SER MASK
= EXTINT MASK
5 4 3 2 o
INT MASKI Bit
o
1
2
3
4
5
6
7
7 6
Functions
= TI MASK
= RI MASK
= HS14_MASK
=T2CAP MASK
=T20VF MASK
= EXTINTI MASK
= FIFO_MASK
=NMI_MASK
5 4 3 2 o
INT PEND Bit
o
1
2
3
4
5
6
7
7 6
Functions
= TIMER PEND
=AD PEND
= HSIDA T PEND
= HSO PEND
= HSIO PEND
=swr PEND
= SER PEND
= EXTINT PEND
5 4 3 2 o
INT PEND I Bit
o
I
2
3
4
5
6
7
Functions
= Tl PEND
= RI PEND
= HSI4 PEND
= T2CAP PEND
= T20VF PEND
= EXTINT I PEND
= FIFO PEND
=NMI PEND
FIGURE 3.9 : INTERRUPT CONTROL REGISTERS
The interrupt pending registers set their bits as flags to indicate the occurrence of the relevant
interrupts.
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3.1.1.5 Operating Modes
the 8XC 196 micro controller supports three special operating modes. The Idle, Power-down and
On-circuit Emulation (ONCE). All three modes are included in this design. Both the Idle and
Power-down modes reduce the power consumption while the ONCE mode is a test mode that
electrically isolates the chip from other system components.
The Idle Mode
The CPU clocks are frozen, but the external peripheral clocks (CLKOUT) remain active, allowing
the external devices to maintain operation if required. No instruction are executed, but internal
RAM, timers, counters, serial ports and interrupt systems remain functional. This reduces the
microcontroller's power consumption by about 40%. During this mode, the address/data bus
floats externally. The IDLPD #1 (idle/power-down) software instruction controls the entry or
exit of the idle state.
The Power-down Mode
The power-down mode places the microcontroller into a very low power state. In this mode, all
of the peripherals are powered down and the external peripheral clock (CLKOUT) is frozen at
logic state zero The power consumption is reduced to the microwatt range. During this mode,
the address/data bus floats externally. The IOLPD #2 (idle/power-down) software instruction
controls the entry of the power-down state. In order to exit the power-down state, the Vpp pin
must be driven low or the /RESET pin must be asserted or the external interrupt must be
generated. The power-down mode is disabled when the PO bit (bit 0) of the CCR is cleared (refer
to Figure 3.2).
The ONCE Mode
This mode is a test mode used to electrically isolate the microcontroller from other devices on the
PCB. This mode is used purely for test purposes in the PHASE 1 design, but the PHASE 2
design requires this mode while the CPLOs are being configured. All of the pins, except the
XTAL1 and XTAL2, have weak pull-ups or pull-downs and are not high impedance. The
/RESET pin must remain high during the ONCE mode execution. The ONCE mode is entered if
port 2 bit 0 is held low during the rising edge of !RESET. To exit the ONCE mode, the port 2 bit
o must float while the /RESET pin is asserted.
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3.1.1.6 Timing Considerations and Calculations
The timing diagrams and analysis of the PHASE 1 design is presented in Appendix A. All the
calculated values are based on the 80C 196KC operating at 20 MHz. The values are taken from
the November 1994 version of the 80C 196KC Commercial/Express CHMOS microcontroller data
sheet. The Intel order number is 270942-005.
3.1.2 Programmable Logic Devices (PLDs)
The PLDs used in the PHASE 1 design are the 22VI0Ds from Cyprus. This Generic Array Logic
Device (GAL) is chosen for its pin support and its internal capacity. The GAL is used to provide
the additional control signals required for the system to operate. The GAL also allows for the
implementation of a state machine for generating the required wait-states. These wait-states are
used in conjunction with external logic to lengthen the ALE pulses as well. This provides for full
extended access times supporting a range of components.
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3.1.2.1 Control Signals
The capacity requires that two GALs be used to implement the required logic support. Tables 3.3
and 3.4 present the control signals as used in both GALs. Appendix C presents a detailed
memory map of the peripheral control signals. The physical connections of both GALs are
illustrated in the schematic of the PHASE 1 design presented in Appendix L.
1,.Em' - iii ...'·.... IrmW;'-ri .. J.,; ••••··.·.·y( G II ;;[ \~PI1~~ I................ rpy i c .•.•·•.•...•···.·.·•····•• ) )iCLKOUT INPUT CLOCK 8XC196KC system clockout ---
STALE INPUT ACTIVE HIGH Stretched address latch enable ---
/HOLDA INPUT ACTIVE LOW 8XCI96KC hold acknowledge ---
A8 INPUT ACTIVE HIGH Latched address ---
A9 INPUT ACTIVE HIGH Latched address ---
AIO INPUT ACTIVE HIGH Latched address ---
AI I INPUT ACTIVE HIGH Latched address ---
A21 INPUT ACTIVE HIGH Latched address ---
A3 INPUT ACTIVE HIGH Latched address ---
AI4 INPUT ACTIVE HIGH Latched address ---
AI5 INPUT ACTIVE HIGH Latched address ---
!RESET INPUT ACTIVE LOW Reset pin ---
fCS510 OUTPUT ACTIVE LOW Enable the external UART IEOOH-IEFFH
fCE2 OUTPUT ACTIVE LOW Enable the NVSRAM COOOH-FFFFH
/BUS WIDTH OUTPUT ACTIVE LOW Place processor in 8-bit mode IEOOH-IEFFH
OUTO OUTPUT ACTIVE HIGH State counter bit 0 ---
OUTI OUTPUT ACTIVE HIGH State counter bit 1 ---
fWAITE OUTPUT ACTIVE LOW Hold 8XCl96KC in a wait-state ---
OUT2 OUTPUT ACTIVE HIGH State counter bit 2 ---
ICEO OUTPUT ACTIVE LOW Enable both EPROM devices 2000H-BFFFH
ICEI OUTPUT ACTIVE LOW Enable both SRAM devices OOOOH-OFFFH
lOOOH-llFFH
INST INPUT ACTIVE HIGH Select for memory overlap ---
TABLE 3.3 : GAL NO 1 PINOUT
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Al INPUT ACTIVE HIGH Latched address ---
A2 INPUT ACTIVE HIGH Latched address ---
A3 INPUT ACTIVE HIGH Latched address ---
A9 INPUT ACTIVE HIGH Latched address ---
AlO INPUT ACTIVE HIGH Latched address ---
All INPUT ACTIVE HIGH Latched address ---
Al2 INPUT ACTIVE HIGH Latched address ---
Al3 INPUT ACTIVE HIGH Latched address ---
Al4 INPUT ACTIVE HIGH Latched address ---
Al5 INPUT ACTIVE HIGH Latched address ---
IRD INPUT ACTIVE LOW Read signal issued by 80CI96KC ---
fWR INPUT ACTIVE LOW Write signal issued by 80Cl96KC ---
CELED OUTPUT ACTIVE HIGH Enable the leds indicating pump active lC06H
DIPSWI6 OUTPUT ACTIVE HIGH Enable the lo-bit diagnostic switches IC04H
CEI OUTPUT ACTIVE HIGH Enable I2-bit counter no I IC06H
CE2 OUTPUT ACTIVE HIGH Enable l2-bit counter no 2 lC04H
CE3 OUTPUT ACTIVE HIGH Enable 12-bit counter no 3 lC02H
CE4 OUTPUT ACTIVE HIGH Enable 12-bit counter no 4 lCOOH
CSRELAY OUTPUT ACTIVE HIGH Enable the write to pump relays lCOOH
RESA OUTPUT ACTIVE HIGH Reset counters I, 2 or 3 IC08H
RESB OUTPUT ACTIVE HIGH Reset counters 1,2 or 3 ICOAH
RES4 OUTPUT ACTIVE HIGH Reset counter 4 lCOEH
TABLE 3.4 : GAL NO 2 PINOUT
3.1.2.2 Wait-state implementation
The Moore machine is used to implement a wait-state in the PHASE 1 hardware. The machine is
coded in VHDL and programmed into a 22V 10 GAL The implemented machine offers a
selection of up to six wait-states which are fed to the WAIT# output pin on the GAL. This
WAIT# pin controls the READY input pin on the 196 microcontroller. The READY pin on the
196 microcontroller is an active high input pin which indicates that external memory is ready to
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send or receive data. While the READY pin is held low, the bus controller inserts wait-states into
the bus cycle. In order to implement the wait-states into the 196 microcontroller, the CCR (Chip
Configuration Register) bits 4 and 5 in the Chip Configuration Register (CCR) of the
micro controller must be asserted to allow the READY signal control of wait-states.
A schematic diagram illustrating pin connections is included in Appendix L. A simulation
displaying 1, 2 and 3 wait-states as required by the external components is presented in Figures
3. 10 and 3. 11.
FIGURE 3.10
FIGURE 3.11
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The VHDL code listing for the state machine is presented in Appendix J-l. The state diagram for
the Moore machine implemented is given in Figure 3. 12.
async_start hold2
FIGURE 3.12: STATE DIAGRAM OF MOORE MACHINE FOR WAIT-STATES
3.l.2.3 PLD Programming
The PLDs are programmed in VHDL since the language supports hierarchies, re-usable
components, error management and verification. All of these features allow the design to be
continually altered to support the components used in the design. The VHDL components are
designed technology-independent, allowing libraries of existing components to be used, requiring
little effort. The VHDL code is functionally verified with the WARP simulator.
The VHDL code used in the PHASE 1 GALs makes use of both concurrent and sequential data
processing. Figure 3.13 illustrates the structural use of both constructs in this design.
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Architecture GAL 1 of design is
concurrent declaration part
begin
concurrent VHDL
process ( ....)
sequential declaration part
begin
sequential VHDL
end process;
1 The process is oneconcurrent statement
concurrent VHDL
end;
FIGURE 3.13: VHDL CONSTRUCTS
3.1.3 Intel 82510 UART
The 82510 is used because of its vast range of configurable options. The 82510 has banks of
registers which are used to control the operation of the device.
3.1.3.1 Control Signals
The 82510 has an L'O peripheral interface, a demultiplexed bus (8-bit data bus and 3 address
lines), Interrupt, Read, Write, Chip Select and Reset pins which make up the system interface. A
block diagram of the 82510 is presented in Figure 3.14.
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INf TIMING
BLOCK
(BRGS, SYS CLOCK)
l\K)DEM
INIFRFACE
l\K)DULE
INfERNAL
FIGURE 3.14
The four banks of registers provide support for the seven functional blocks shown in Figure 3. 14.
The registers allow configuration, provide status information about events/errors and may be used
to send commands to each of the functional blocks. In this design, the 82510 is used as a
communication interface to the Dallas touch memory. The two baud-rate generators/timers and
on-chip crystal oscillator provide the functionality required for the Dallas touch memory interface.
The register map for the UART is attached in Appendix D. The pin connections and schematic
diagram for the UART can be found in Appendix L. The package outline can be seen in Figure
3.15.
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INTEL
82510
ASYNCHRONUOS
SERIAL CONIROLLER
FIGURE 3.15:
3.1.3.2 Timing Considerations
The timing equations for interfacing the 82510 with the microcontroller are as follows:
74
Stellenbosch University http://scholar.sun.ac.za
Read Cycle
Address to Read Low Tclcl - Tclavmax+ Tclrlmn
- Latch Delaymax
2Tclcl - Tclr~ - Tclvcl
- Transceiver Delaymax
Trlrh
2Tclcl- 46
Read Access Time
Read Active Time
Write Cycle
Address Valid to Write Active Tclcl + Tcvctrmin - Tclavmax
- Latch Prop Delaymax
Twlwh
2Tcld - 40
2Tclcl - Tcldvrnax
- Transceiver Delaymax+ Tcvctv.j,
Write Active Time
Data Valid to Write Inactive
For this design
Ready Cycle
Read Access to Data Valid
82510 Trldv
additional time required
Read active width
82510 Trlrh
additional time required
Address Valid to Read Active
82510 Tavrl
This indicates that additional wait-states are required for this design.
3.1.4 Non-volatile Memory/Real-time Clock
A device is required for the retention of data acquired during system operation. In order to retain
the data during power-loss, a non-volatile SRAM device had to be selected, but the requirement
of a real-time clock led to the selection of a device with support for both real-time clock and
NVSRAM. The DS1244Y Phantom clock manufactured by Dallas Semiconductor was chosen
for this purpose. The package outline is presented in Figure 3. 16.
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DS1244Y
256KNVSRAM
WI1H
PHANfOM CLOCK
FIGURE 3.16 :
3.1.4.2 Phantom Clock Operation
The micro controller communicates with the phantom clock once pattern recognition is established
on a serial bit stream of 64 bits. This bit stream must be matched by executing 64 consecutive
write cycles containing the proper data on DQO (data pin 0). All of the other chip accesses which
occur before the recognition of the 64-bit pattern is directed to memory
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Directly after the recognition is established, the next 64 read or write cycles will either extract or
update data in the phantom clock chip. During this time, memory access is inhibited. The write
cycles generated to gain access to the phantom clock are also writing data into the memory
location in the matched RAM. To avoid overwriting data in the RAM, one address location in the
RAM is set aside as a phantom clock scratch pad. Once a bit stream match is established, the
pointer increments to the next location and waits for additional write cycles. If a read cycle is
encountered before the full 64 bits of clock data is read, the clock access is aborted.
The clock information is contained in 8 registers of 8 bits, making up the 64 bit stream containing
clock data. Reading or writing registers, requires that all registers are read or written, starting
with bit 0 of register 0 and ending with bit 7 of register 7. Figure 3. 17 presents the phantom
clock register definition as programmed in this project.
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FIGURE 3.17 :
The control sheet used to format the data required for updating the phantom clock is presented in
Appendix E.
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3. 1.5 Peripheral Interfaces
The peripheral components interfaced to the 80C 196KC microcontroller are discussed in more
detail in this section.
3.1.5.1 Keypad
The keypad is the main user interface with its columns driven via 4 bits from port 1 and the rows
read via 4 bits from port O. This is illustrated in Figure 3.7. The driving capacity of 20 rnA is
sufficient to obtain secure input from the keypad. A debounce routine is included in the software
in order to improve the key press operation.
3.1.5.2 Liquid Crystal Display (LCD)
the LCD used is a 16x4 LED backlight display. The LCD control is performed by port 2 bit 6 and
port I bits 4, 5,6 and 7. The LCD can be interfaced with a 4 bit address/data bus or an 8 bit
address/data bus. This design uses the 4 bit option. The intensity and backlighting is controlled
via hardware as illustrated in Figure 3.7 or Appendix L. Appendix F presents the LCD control
data required to configure and communicate with the LCD.
3.1.5.3 Pump Status Indicators
A set oftri-color LEDs are used to provide status indication for the pumps controlled by the
system. The hardware design allows the LEDs to be forced into one of the colors indicating
unused pumps. This implies that the system designer has the option to drive any LED colors as
required. The LEDs are driven via the ULN2803A darlington pair drivers. The output current
from the ULN2803A is controlled via in-line resistors to control LED intensities.
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3.1.5.4 Input/Output Signals for Pump Control
The microcontroller-based system monitors the status of the pump nossels. This is accomplished
'.
by feeding the input signals through Schmidt triggers and into the 4 input pins of port O. This is
illustrated in figure 3.7. The pumps are enabled by the micro controller via four interpolar relays.
The relays are 47 Watt, 5 Volt PCB mounted relays. The interpolar relays are driven by a
ULN2803A darlington driver. The darlingtons are switched via tri-state latches of the
address/data bus of the system.
The four asynchronous pulse counter outputs are fed onto the micro controller data bus via
Schmidt triggers and 74LS541 tri-state latches. A buzzer is also driven via an interpolar relay ..
The buzzer is used to provide an audible indicator for user confirmation of Dallas tag or keypad
input.
3.1.5.5 System Diagnostics
A diagnostic mode is entered on power-up of the system if any of the DIP switches in the 16 bit
bank are asserted. The diagnostics modes vary according to the state of the bank of DIP
switches. The diagnostics program test the following:
NVSRAM read and write cycles
16-bit SRAM read and write cycles
all pump status indicators
LCD initialization and control
all relay driven outputs
all keys on the keypad
data integrity via the communication link
Dallas tag communication
counter inputs
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3.l.5.6 Dallas Tag Communication Interface
The hardware configuration for the Dallas touch memory requires a I-wire bus consisting of a
single line. Due to the feature that multiple tags can be connected to the bus simultaneously, each
device must have an open drain connection or a tri-state output. The DS 1996 used in this design
has a open drain configuration as shown in Figure 3.18.
FIGURE 3.18 :
At the regular speed, the bus has a maximum data rate of 16,3 k bits/second. The speed is
boosted to 142 k bits/second by activating the overdrive mode. A pull-up resistor of 5 kQ is
required by the l-wire bus. All of the transactions on the l-wire bus begin with an initialization
sequence. This sequence consists of a reset pulse transmitted by the bus master which is followed
by a presence bus transmitted by the slave (tag). The reset pulse width (tRSTL) is 480 f1S minimum
for regular speed operation and 48 f1S minimum for overdrive speed operation. The timing
diagrams can be found in [64].
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The schematic for the hardware developed for communication with the Dallas touch memory is
presented in Figure 3. 19.
V+l
D2
6V2
GND D3
SCHOTTKY
RXD TAG
CON2
TXD TAG
D4
SCHOTTKY
FIGURE 3.19
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The same hardware is used for communication with a pc and the microcontroller board, since it is
interfaced via the RS232 serial communication port. The Dallas touch memory devices used in
this project are listed below with their functions:
DS1991
DS1994
DS1996
used as either a driver or vehicle identification and interrogation
used as a system configuration and real-time clock tag
used to transfer data blocks form remote system to pc
The memory maps for the DS 1991, DS 1994 and DS 1996 as used in this design, are presented in
Appendix Z-I, Z-2 and Z-3.
3.1.5.7 RS232 Communication Support Hardware
The micro controller-based system has one internal UART and one external UART. The internal
(on-chip) UART located on the 80C196KC is used to provide the communication link between
the system and a remote personal computer (pc). The baud rate for the serial link can be adjusted
between 9600 baud and 19 200 baud. The data transferred between the two systems is tested
against error with the use of a 16-bit CRe. The communication makes use of software
handshaking for data transfer.
The distance between the controller-based system and the host pc may vary between 5m and
100m. A twisted pair cable with common ground may be used for short distances, but the
attenuation is too great over larger distances. Because of this factor and the danger of lightning
strikes damaging the equipment, optic fiber or radio communication provides a safer alternative.
All three options are presented:
Optic Fiber
Both the plastic and glass fiber provide protection against voltage spikes, EM! and radio
frequencies, but glass fiber with its associated components, is up to 10 times more expensive than
plastic fiber. The glass fiber connections use laser diodes or high-end LEDs as a light source,
while plastic fiber uses simple, inexpensive and widely available LEDs and photo diodes. The
plastic fiber used in this design is both rugged and inexpensive. The optical fiber is composed of a
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polymethylmetha-crylate (PMMA) core which is encased in fluoride-based carbon polymer. The
cable has a diameter of approximately 2,2mm when coated.
..
The plastic fiber, when used over short distances with allowances for attenuation, can be
effectively cleared and finished with a heated blade or hot plate. Recent experiments with this
plastic fiber have demonstrated speeds in the gigabit per second range. Different wavelengths
have varying attenuation characteristics and must be selected based on the application. The
emitter and detector used in this design operate in the 650nm range of red visible light and is
suitable for optical transmission at up to 100m. It is important to note that the maximum data
rate is heavily influenced by the following:
distance
attenuation of the fiber
loss due to connections
sensitivity of the detector
The fiber used in this design is relatively inexpensive, and supports a baud rate of up to 19 200 for
minimal error transmissions. A board converting the RS232 to optic pulses had to be designed.
The completed board is displayed in Figure 3.20. The schematic PCB and bill of materials of the
conversion board are presented in Appendix H.
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FIGURE 3.20: PHOTOGRAPH OF RS232 TO I-WIRE COMMUNICATION SYSTEM
The design use a LM311 to amplify the transmitted signal from the TXIN pin of the RS232 port
sufficiently to drive the transmitter diode. The transmitter diode used has a wavelength of 650nm
which places it in the visible range. This supports visual inspection for diagnostic purposes. With
the correct feedback design and set references, the incoming light pulses detected by the photo
diode are fed through a precision amplifier CA314DE once offset against a common reference
This output can be monitored via a monitor pin. This output is then passed through another
LM311 amplifier which is then fed to the RXOUT pin of the RS232 port These connections are
shown in the schematic in Appendix H.
Radio Link
The radio transmission is accomplished with the use of a transceiver module manufactured by
Radiometrix. Only the peripheral hardware required for the conversion ofRS232 to the interface
format provided by the module had to be designed. Transmission occurs at a frequency of 433
MHz and the band is prepaid by the manufacturer. The range is limited to 120m outside of
buildings by the module design. One module is connected to the microcontroller-based system
and the other to the remote pc.
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3.1.6 Supervisory Control Circuitry
As discussed in section 3.l.4 the NVSRAM used to store the data is the DS 1244Y Ie write
protects itself for any voltage below 4.25 V. This is however insufficient and test conditions
yielded results to support this. Data corruption still occurs under conditions where data is
currently being processed in the event of a power failure. In order to overcome this problem,
additional hardware is utilized.
Figure 3.21 represents the system which uses both the DS 1233 10% and DS 1233 5%, 5 Volt
econo-reset semiconductor chips manufactured by Dallas Semiconductor.
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In the event ofa 5% voltage drop from Vee, the DS1233 5% component issues a signal connected
to the non-maskable interrupt service routine of the 196 microcontroller. This service routine
withdraws all of the data and addresses from the busses and places the micro controller into an idle
state. If the supply voltage rises again without falling below 10% of Vee, then the microcontroller
will time-out of the interrupt service routine after a set interval to resume with processing.
If the supply voltage however continues to fall below 10% of Vee, then the DS1233 10% will
issue a signal resulting in a total reset of the microcontroller based system.
3.1.7 Electromagnetic Interference Reduction Techniques
The Electromagnetic Interferences (EMI) are the electrical noises other than those inherent in the
circuit components. Supply line transients are EMIs resulting from the switching of heavy loads
onto off AC or DC power lines. Figure 3.22 shows a typical circuit presenting these transients.
FIGURE 3.22 : SWITCHING CIRCUIT WITH TRANSIENTS
Ifboth loads R, and R2 draw current, the line current flowing through the line inductance
establishes a magnetic field of some value and when anyone of the loads are switched off, the
inductor generates a voltage transient called an "inductive kick". This is worse when the switch is
opened. The design must should be modified to avoid this.
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Noise in ground lines which are referred to as ground loops should also be avoided. When two
earth-grounds are at different potentials, an unwanted current is established in the wire. Radio
Frequency Interference (RFI) can cause noise in the form of electromagnetic radiation. To
overcome this noise, effective shielding techniques are required. In the ground loop, the area of
the loop is what matters. If the feed and return paths are parallel to each other, the magnetic
fields will cancel out, thus this is the best solution to the problem and where possible is
implemented in this design.
The best way to minimize loop areas is to use a ground plane. This may be expensive and an
alternative is to use the gridded-ground PCB layout. This technique is implemented in this design.
Ground traces are laid out between signal traces where possible. This is done with vertical traces
on one side of the PCB and horizontal traces on the other side. These must be connected by a
through feed. The hardware (relay) and signal grounds are kept separate to avoid interference of
noise on the signals.
Due to the fact that the current loop in the typical power supply is a relatively large one, a fair
amount of noise is picked up. A typical circuit is shown in Figure 3.23 where a load is trying to
draw current spikes from a supply voltage through the line impedance.
FIGURE 3.23 : DECOUPLING CAPACITORS IN SWITCHING CIRCUITS
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A decoupling capacitor is added to the circuit as shown in order to supply the current spikes
through a smaller line impedance. The temptation to add a resistor or inductor for a filter should
be avoided since it would lead to slowing down the speed which the decoupling cap is refreshed
[19]. The two types of decoupling caps used in this design are the board decoupling capacitors
and the chip decoupling capacitors. The board decoupling caps are normally 10 to 100 ,uF
electrolytic caps placed near where the power supply enters the board. These caps are to refresh
the charge of the chip decoupling caps. The chip decoupling caps are ceramic and are normally
0,1 to 1 ,uF placed as near to the chip as possible.
3.1.8 Cost-effective Design Methodology
The micro controller system has five memory sockets. The sockets can be populated with either
ROM or RAM. The RAM and ROM can be configured for both 8 or 16-bit operation with the
aid of jumper settings. The 80C 196KC also has support for 16 K of on-chip ROM. This implies
that the minimum external memory may be one 8-bit RAM chip. The lEA pin on the 80C 196KC
microcontroller sets the ROM as internal or external memory. The real-time clock required by the
system is provided on a 32 K byte phantom clock which is a non-volatile RAM chip with a clock
built into it. The JEDEC pinout of the DIP package also supports the use of a smart socket
supplied by Dallas Semiconductor. This socket has a battery built into it for converting volatile
memory to non-volatile memory.
The design includes two UARTS, one internal and one external. Ifrequired, the external UART
may be omitted where either the Dallas tag is not required or the serial communication link is not
required. The plastic fiber used is far cheaper to purchase and install than the glass alternative.
The complete AddresslData bus with control signals is made available via a 60 way IDC header.
This is to facilitate future development where additional interface boards need to be added to the
system. The board was routed as a double-sided board in order to make prototyping and fault-
finding easier.
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3.2 Software Design
3.2.1 Microcontroller Program
The BSO tasking assembler and C compiler was used to compile the source code for the
80C 196KC. A flow diagram is presented with the source code in Appendix I.
3.2.2 Generic Array Logic Program
A GAL (generic array program) is used to perform the function of controlling access to the
external devices connected to the 80C196KC microcontroller. The VlIDL code programmed into
the GAL has a static component and a sequential logic component. The chip select control
signals are generated using the static logic component while the state machine implementation is
done in the sequential component. The high and low write control signals (/WRH, IWRL) are
also generated with the help of the BUSWIDTH signal issued by the GAL. The VlIDL code was
compiled, synthesized and simulated using the 'WARP' software package supported by
CYPRUS.
A screen plot from a logic analyzer presenting the wait -states required by the external UART, 16-
bit EPROMS, 8-bit NVRAM and the 12-bit counters are presented in appendix T.
The results from the synthesis, simulation and software analysis software used (WARP) is
presented in Appendix J-3. The software simulation is verified with the aid of a hardware logic
analyzer. These waveforms are presented in Appendix K.
3.2.3 PC Based Program/or Serial Communication Link
The software code written in visual basic is included on the attached CD, with only the windows
forms and operation brochure presented in Appendix K.
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3.3 Manufacture and Implementation of PHASE 1 System
3.3.1 Printed Circuit Board Design
The system design was entered into the ACCEL Tango schematic package located on a pc with
the DOS 6 operating system. A netlist file was then generated from the completed schematic.
The footprints for the required components were placed on the board outline in the ACCEL
Tango PCB package. The netlist was the loaded into the PCB software and the board was routed
according to the required setting using the ACCEL Tango Router package. Further modifications
were made to the PCB to reduce the possible electromagnetic interferences (EMI). The
schematics and PCBs of the PHASE 1 system are presented in Appendix L.
3.3.2 Power Supply
A switch-mode power supply is used to provide power to the system. The design of the power
supply incorporates an "off-the-shelf' device since it was found that the development of a similar
device would have proven far more expensive. The power supply is a standard 250 Watt personal
computer power supply. The microcontroller board has three transorbs, 5V, 12V and
-12V devices placed across the supplies. The transorbs are used mainly for transient suppression
and protection against reverse polarity. The non-volatile memory is backed by a 10 year
guaranteed battery to assist in the avoidance of memory loss. Capacitors are used in the circuit to
suppress further voltage transients created by switching external inductive loads.
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3.3.3 System Installation
The system is installed in a rigid state structure with the external connections as illustrated in
Figure 3.26.
FIGURE 3.26 :
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3.4 Commissioning and Field Tests of PHASE 1 System
On completion of the system installation a comprehensive diagnostic sequence is followed. This
sequence tests all of the peripheral components, the memory block, Dallas tag communication and
the serial communication link.
3.4. 1 Problems and Solutions
3.4. 1. 1 System Corrosion
The PCBs and wire connectors developed corrosion which may eventually have led to increased
noise and poor conduction. The PCB was then coated and the connectors cleaned with contact
cleaner and sealed.
3.4.1.2 Overheating
The main microcontroller board developed timing problems due to an increase in temperature
brought about by poor ventilation in and high ambient temperatures. Some of the component
grades were altered to accommodate greater temperature fluctuations A small fan with
additional ventilation openings were introduced to solve the problem.
3.4.1.3 Transient Voltages
The system was severely damaged by inductive-kicks produced when external relays were
switched under load. The circuit responsible for the transient is similar to that of Figure 3.24. A
voltage spike similar to that shown in Figure 3.24 was superimposed on the 15 V supply. This
disturbance resulted in the destruction of the 80C196KC microcontroller. A 0,1 ,uF 250 V
decoupling capacitor was installed to irradicate the problem The solution proved successful
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3.5 Recommendations for Improvements to the PHASE 1 System
It is recommended that the component count be reduced on the board in order to minimize
possible fault occurrences and component costs. The power consumption needs 1"0 be reduced in
order to reduce the fault possibilities. Greater configurability needs to be offered by the system in
order to provide a more versatile system. Improved peripheral support is required for the addition
of larger control systems.
Hardware offering "plug-in" replacements for a range of gate densities is a necessity. The
replacement of most gate-level components with a CPLD, would reduce the EMI of the PCB and
provide most of the recommendations mentioned above.
It would also allow for a reduction of fault diagnosis and repair time. Any future upgrades may
then be simulated prior to implementation, reducing development time. The inclusion of further
transient suppression techniques is recommended with the use of in-line fuses.
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Chapter 4
Design of a PHASE 2
Microcontroller-based System using
Complex Programmable Logic
Device Technology
4.1 PHASE 2 Hardware Design .
The new PHASE 2 design incorporating the two FLEX 1OKCPLDs is presented in figure 4.1.
FIGURE 4.1 : PHOTOGRAPH OF THE PHASE 2
CPLD INCORPORATED DESIGN
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All of the conclusions and recommendations drawn from the PHASE 1 design are implemented in
the PHASE 2 design in order to produce an improved product.
4.2 Alterations to PHASE I Hardware Design
In order to implement the necessary recommendations made on the PHASE 1 design, the
following improvement were made.
4.2.1 Memory Map
The original memory map of the 80C 196KC microcontroller system only provided for a 64 K
memory block whereas the new PHASE 2 design makes use of the INST pin on the
microcontroller. This supports ROM and RAM overlap by differentiating between instructions
and data. The greater gate density offered by the use of CPLD allows for the implementation of
support for eight pump control instead offour. Appendix C-2 presents the new peripheral I/O
addresses.
4.2.2 Supervisory Control Circuitry
Figure 4.2 represents the circuit configuration implemented for the second system.
R6
IOK
FIGURE 4.2
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This system uses the MAX 695 chip manufactured by MAXIM. This supervisory circuit is
designed to provide the following:
an adjustable low voltage reset signal
a non-maskable interrupt issued as power failure warning
RAM write protection by controlling the chip select line of the memory
an adjustable watchdog timer to verify software execution
a battery-backed power supply voltage
automatic battery switch-over on adjustable variation between battery voltage and Vcc
As can be seen from Figure 4.2, the NVSRAM is powered from VOUT'VOUTis the voltage output
which is internally connected to Vcc when 5 Volt power is present, or to the battery supply (VBAT)
when Vcc is less than the battery voltage. VOUTis capable of supplying up to 50 rnA. The
additional current is provided via the external pnp transistor.
A voltage detector monitors Vcc and generates a reset output to hold the microcontroller's reset
line low when Vcc is below 4,65 Volt. An internal monostable holds the reset line low for 50
milliseconds after Vcc rises above 4,65 Volt. This prevents the repeated toggling of the
microcontroller's reset line. The MAX695 issues a non-maskable interrupt to the microcontroller
when a power failure occurs. The supply voltage (Vcd is monitored via two external resistors
connected to the power fail input (PFI). When the voltage at PFI falls below 1,3 Volt, the power
fail output (PFO) drives the microcontroller's non-maskable interrupt (NMI) low. If a power fail
threshold voltage of 4,8 Volt is chosen, the microcontroller will have the time when Vcc falls from
4,8 Volt to 4,65 Volt to save the data into NVSRAM.
The design allows for the sequence where the MAX695 issues the first interrupt as a power fail
warning at 4,8 Volt. If the microcontroller is not already in the non-maskable interrupt service
routine (ISR) when the supply voltage has fallen to 4,75 Volt, then the DS 1233 5% will initiate
the interrupt and force the microcontroller into the (lSR). From this it can be seen that the
97
DS 1233 5% is the backup for the MAX695 for initiating the NMI. The microcontroller reset line
is pulled low either by the MAX695 or the DS1233 10% at 4,65 Volt after the necessary
"housekeeping" has been performed on the system. This is done to avoid data corruption in the
two CPLDs which are programmed via an EPC 1441 serial EPROM. The system is designed to
reconfigure the two CPLDs on a system reset. A backup is provided irrespective of the sequence
of reset line initiators.
The chip select issued by CPLD 1 (CE IN) is fed into the MAX695 which has a chip select output
line (CE OUT) which drives the chip select inputs of the memory. The signal CE OUT follows
CE IN as long as Vee is above the 4,65 Volt reset threshold. If Vee falls below the reset
threshold, the signal CE OUT goes high, independent of the logic level at CE IN. This prevents
the microcontroller from writing erroneous data into RAM during power-up, power-down,
brown-outs and momentary power interruptions. The low line output is used to indicate when
Vee falls below 4,65 Volt on the board.
The MAX695 has a watchdog timer which is used to verify that software execution is being
performed by the microcontroller. This timer must be reset after an adjustable time interval and a
failure to do this would result in a system reset. The system reset would be initiated by the
watchdog output (WDO) signal driving the reset line low on the microcontroller. The address
decoding for the watchdog timer input pin (WDI) is performed by the CPLD in order to ensure
that it is also still functional. A system reset would result in the CPLD also being reconfigured.
When considering the timing at which the supply voltage would fall, we assume a reasonable time
of 100 microseconds for the voltage to fall from 5% of Vee to 10% of Vee. The time chosen is
based on actual measurements.
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The micro controller in this project runs at a clock speed of 20 MHz. Since the microcontroller is
a 16-bit device, requiring on the order of approximately 12 clock cycles (6 state times) to execute
a single instruction, it is possible to calculate the average number of instructions that the
controller would be able to execute between the 5% and 10% trip points.
1
--- X 2 = 100 nano seconds = 1 state clock cycle
20MHz
at an average of 6 state times per instruction = 6 clock cycles/instruction
With a total time of 100jLs it can be seen that a total of 166 instructions can be executed during a
power-down prior to the NVSRAM write protecting itself or the system resetting. If required,
the rate of fall of a voltage of a power supply during a power failure can be slowed by adding
capacitance.
4.2.3 Improved Configurability
The PHASE 2 design has support for 2 FLEX 10K CPLDs. The system control signals are
implemented in the first CPLD with peripheral support for four pumps. The second CPLD need
only be introduced onto the PCB if additional support for a further four pumps is required. The
external UART can also be implemented in the second CPLD as a megafunction if required. The
second CPLD also has some of it's spare outputlinput pins brought out to a IDC connector.
Since both CPLDs have the system bus passing through them, internal memory can also be
implemented with support for most megafunctions. Any of the timing alterations which need to
be performed on the system can be done inside any of the two CPLDs. The pin configurations for
the five 28 pin JEDEC sockets on the PCB are carried out in the first of the two CPLDs. The
configurability allows for various capacities of ROM or RAM chips to be used in any of the
sockets.
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4.2.4 CPLD Inclusion
The use of CPLDs in the new design allows for a reduced component count which -in turn reduces
problematic component sourcing and faults due to incorrect component population. This
reduction in component count allows the new design to be implemented on a single PCB. The
inclusion of megafunctions into the design leads to improved system performance and eliminates
the need for hardware components where megafunctions can be used to implement a substitute.
The external UART can be substituted with a megafunction reducing component count still
further.
The feature of in-circuit reconfiguration of the FLEX range of CPLDs also supports rapid
prototyping allowing for immediate upgrades to be simulated, synthesized and analyzed ana finally
implemented.
4.2.5 JTAG and BST Implementation
The JTAG and BST systems can be implemented into the system in order to facilitate bare-board
testing of PCB and therefore produce reduced production times. This has not been included in
the thesis due to the time constraints experienced.
4.2.6 Peripheral Upgrades
The Dallas tag communication circuit has been included in the main PCB. The LCD support
circuitry has been included in the new PCB. Dedicated keypad and LCD headers have been
incorporated into the new design. The new PCB incorporates support for twelve interpolar relays
for switching external devices.
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4.2.7 Flexible Timing Design
The PHASE 2 design passes the system bus through both of the two FLEX 10K devices. The
system control signals which are now generated by the first CPLD can therefore be altered to
suite the timing requirements of the supported components. Due to the fact that both CPLDs
(FLEX IOKIOs) have 20% spare capacity any future timing modifications can easily be
implemented on these devices without the immediate need to migrate to a device with higher
densities.
4.2.8 Electromagnetic Interference Reduction Techniques
The phase2 design greatly reduces the presence of EMI since the component count is considerably
reduced. The technology utilized in the construction of the FLEX IOK CPLDs, also guarantee a
large improvement in the internal to external shielding of EM!. The new multi-layer CPLDs also
allow the internal busses of the CPLD to operate at very high frequencies without passing
unwanted interference to the external circuitry.
The EMI reduction techniques implemented in the phase I design have also been included in the
phase 2 design. The EDA design package, Protei, offered options for reduction in capacitive
coupling and cross-talk during PCB routing. All of the interference reduction capabilities offered
by Protei were used in the design of the phase2 board.
4.2.9 Power Analysis and Optimization
The peak and average power consumption of a circuit are tied to the reliability and integrity of the
circuit. Some of the phenomenons effecting the reliability are: electromigration, high resistive volt
drops, increased noise margins, increased clock skews and ground bounce. Reducing the circuits
peak and average power consumption, has the beneficial side-effects of improving the circuit's
reliability. The use of the idle and power-down modes supported by the 80C 196KC greatly
reduce the power consumption in the design.
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The design methods affecting the power optimization of the circuit can be considered at three differe
nt stages. The behavioral (functional), structural and physical. The behavioral view specifies the
functionality of the design. The structural view represents the circuit as an interconnection of
elements or building blocks. The physical view represents the circuit as a set of geometric entities
placed an a chip or board. Synthesis tools can be used today to automatically convert or refine a
design from a higher level of abstraction to a lower level of abstraction. These tools may refine
the design for the reduction of power consumption at the various stages of development. The
stages at which this may occur are; the behavioral description (VHDL) stage, the functional RTL
stage, the structural RTL stage and the gate-level netlist stage. The benefits of high-level power
analysis and optimization using the available tools, are presented in
Figure 4.3.
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The parameters to be considered when optimizing the power consumption of a circuit are, the
supply voltage, the clock frequency, the switching activity per clock cycle at various signals in the
circuit and the parasitic capacitances. In order to reduce the power consumption, one or more of
these parameters need to be reduced. If the supply voltage is reduced however, the delay of the
circuit elements increase according to the equation.
dela = k Vdd
Y (Vdd - Vr)2
where k is a constant [2].
VT is the threshold voltage of the transistors
Vdd is the supply voltage
The Altera range of FLEX IOK devices with support for interfacing with both 3,3 V and 5 Volts
systems allows for great versatility in grouping components requiring different supply voltages,
while still maintaining a reasonable power consumption. Altera also allows the designer the
option of separating the supply voltages for the IJO circuitry and the chip's core. The system
which implement the use of multiple supply voltages have been shown to reduce power as
compared to systems which implement the use of single supply voltages [2].
The parameter of switched capacitance can be reduced by physical techniques such as
partitioning, placement and routing, transistor and wire sizing, transistor re-ordering and clock
tree construction [2]. These techniques are supported by many new EDA tools available today.
The tool (Protei) used in the design of the PHASE 2 PCBs provided support for this feature.
The reduction in clock frequency will result in power reductions, but it will not reduce the amount
of energy required to perform a task, which is not always beneficial. The idle and power-down
modes of the 80C 196KC shut down the internal or external clocks in order to reduce power
consumption is not necessary. The design incorporates power reduction methods at both board
level and chip level using the tools available.
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4.2.10 Cost Effective Design Methodology
The inclusion of CPLDs into the new design provides the following cost effective advantages:
Improved functional complexity at no extra cost
Option to increase the chip density without the additional cost and time for the
development of new supporting hardware. This is accomplished by using the chip
migration feature.
Immediate implementation of new designs and upgrades through the reconfigurable nature
of the CPLD.
Internal diagnostics via either pre-configured code or via the download cable.
4.3 The CPLD Implementation into PHASE 2 Design
4.3.1 Design Implementation using the Hierarchal Interfaces
The design of the PHASE 2 system has two CPLDs incorporating all of the three hierarchal
design levels supported by Altera. The three design levels supported are, the graphical user
interface, the text definition files and the symbol files.
4.3.1.1 The Graphical User Interface
The entire CPLD configurations are linked through their graphical user interfaces and then
compiled. Schematic diagrams of these designs are presented in appendix N.
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4.3.1.2 Text Definition files
These files were used to include the VHDL and AHDL source code for the following:
the control logic implemented through symbols GALl and GAL2.
the state machines used for timing alterations, included in symbols GALl and GAL2
the watchdog timer linked to the external reset of the system
Listings of the source code for each of these files is presented in appendix O.
4.3.1.3 Symbol files
Altera provides megafunctions which are available for inclusion into the configuration of the
CPLD. These megafunctions are generally provided in their symbol form, offering limited access
to the VHDL or AHDL code. There are however conditions under which this code can become
available to the MAXPLUS IIuser.
Megafunctions provided by Altera which were used in this project are listed below:
I x al6450 uart (a16450 - MegaCore_ Function))
8 x 16 bit counters (LPM COUNTER)
6 x 74373 (D LATCHES)
I x 16 bit multiplexers (LPM MUX)
The text definition files containing the control logics, watchdog timers and state machines were
also used to generate symbols allowing them to be incorporated into the graphical user interface
(GUI). These symbol files are presented in appendix P
4.4 Design Methodology using the EPFIOKIOTC(144)
After an investigation, it was decided to route the 16-bit busses through both of the two CPLDs
This would allow the bus multiplexing to be performed inside the CPLD. In doing this, any signal
alterations, either timing or logic could then be carried out inside the CPLD itself. This provided
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the signal versatility required for the design.
A wait-state generator (state machine) , is implemented inside the CPLD in order to adjust the
microcontroller timing to suite the components being addressed.
Due to the improved support of LPM_Megafunctions by Altera, it was decided that the following
Megafunctions be implemented in the phase 2 design:
the a16450 uart
the LPM_COUNTER (a 16-bit counter)
the LPM_MUX (a 16-bit multiplexer)
These megafunctions are included in the design in symbol form.
The gate count requirement of the two designs led to the selection of one FLEX 1OK10 and one
FLEX 10K20 device. Since the FLEX lOK range is in support of migration, it is possible to
increase the combined densities from 20 000 gates to 100 000 gates. This versatility provides
gates sufficient for most possible upgrades, avoiding immediate product obsolescence.
An internal watchdog timer has also been included into the CPLDs. This was done so that the
CPLDs could be reconfigured automatically in the event of a fault.
When routing the FLEX 10K devices, multiple ground pins were used to minimize the ground
bounce by keeping the lines short and using the internal ground plane of the device.
Critical signals were routed to pins near the groung pins in order to minimize the cross-talk.
The bus signal pins are spread across the device so that simultaneous signal switching on certain
pins would not all share the same ground pins. Because of the fact that the use of ic sockets
would have resulted in an increase in unwanted disturbances due to an increase in the device lead
length, the components were soldered directly onto the printed circuit board.
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The MAXPLUS II software tool provides the designer with an option of adjusting the slew rate
of the FLEX IOK CPLD. By slowing down the slew rate of the CPLD, it is possible to reduce the
ringing in the CPLD. This option does however result in a sacrifice in speed.
It must be noted that this option is not supported by all PLDs, and therefore influenced the
selection of the chosen device used in this project.
4.5 Bi-directional Tri-state Bus Implementation into the EPFIOKIOTC(144)
Due to the fact that Altera devices do not have internal tri-state buses, logic inside a device cannot
communicate directly via bidirectional buses. MAXPLUS II can emulate tri-state buses by using
multiplexers and by routing the bidirectional line outside of the device and then back in through
another pin.
In this project, the tri-state buses are used to multiplex signals internally.
MAXPLUS II converts the logic to a combinational multiplexer. Figure 4.4 represents the tri-
state buses for bidirectional communication. Device I communicates with device 2 via
bidirectional lines.
FIGURE 4.4
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This communication can be performed inside an Altera PLD since there is a tri-state buffer
available at each I/O pin.
If the communication occurs via bidirectional lines inside the device, it cannot be implemented as
indicated in figure 4.5.
FIGURE 4.5
In order to overcome this limitation, one must route the bidirectional lines outside of the device.
This is presented in figure 4.6.
FIGURE 4.6
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This method makes use of tri-states present at the l/O pins. This Phase 2 design does however
not allow for the bus signals to use the l/O pins as an intermediate register for multiplexing, due
to the fact that there would then be a shortage of l/O pins.
Another method is to convert the tri-state buses into a multiplexer as shown in figure 4.7.
FIGURE 4.7
MAXPLUS II can convert internal tri-state buses into multiplexers for graphic editor designs as
used in this phase 2 design.
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4.6 The a16450 MegaCore Function
This device is implemented in one of the two CPLDs in order to reduce the physical component
count on the main board. It replaces the Intel 82510 uart set on the PCB.
The choice of function was due to the fact that the 82510 uart has it's first set of addressable
registers identical to the NS 16450 uart. This meant that the existing control circuitry could still be
used.
The FLEX 10K device is designed with full support for MegaCore functions, with the a16450
function optimized specifically for the FLEX architecture.
The FLEXI Ok10 device however proved to insufficient in terms of gate density and the FLEX
10k20 had to be implemented as the second CPLD.
The a16450 MegaCore function includes the following features:
- programmable word length, stop bits and parity bits
- programmable baud rate generator
- supports both synchronous and asynchronous operation
- supports full duplex operation
- supports prioritized interrupt control
- provides internal diagnostic/ loopback capabilities
The a16450 MegaCore function uses approximately 372 FLEX logic elements (Les)
Due to the fact that two different baud rates are required from the a16450 for communication
with the Dallas touch memory, a uart with a fully programmable baud rate generator was chosen.
The a16450 was simulated and found to be operating correctly. The MegaCore function could
however not be implemented immediately into the project, since a license for the function would
first have to be purchased from the AMPP suppliers.
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4.7 Synthesis ans Routing of the EPFIOKIO/20TC(144) Internal Designs
The compiler uses a default logic synthesis style for the entire project. Altera provides Normal,
Fast and WYSIWYG logic synthesis styles which specify a setting for every available individual
logic option. Altera does however not recommend editing the logic option settings in these styles.
Because the MegaCore functions used for the FLEX 10K designs contain cascade and carry
buffers, a style other than Normal is used as the default logic synthesis style.
Altera's logic synthesizer provides two basic types of synthesis;
the multi-level logic synthesis and the standard synthesis.
In this project the multi-level synthesis option is used.
The results are reflected in the synthesis and routing outputs presented in appendix Q.
4.8 Simulation of the EPFIOKIOTC(144) and EPFI0K20TC(144)'s internal design
The internal operation of the both of the CPLDs were simulated and are operating correctly.
4.9 System analysis of the EPFIOKIOTC(144) and EPFI0K20TC(144) CPLDs
The timing analysis is presented in appendix S.
4.10 Cascaded Phase 2 CPLD configuration on power up
It was found that the 80C 196 microcontroller created bus interference while the CPLDs were in
their configuration cycle. The entire system excluding the CPLDs were issued a global reset after
the CPLDs had been initialized, but it was found that since the 196 was operational during part of
the CPLDs cinfiguration process, interference still occurred and the ONCE command was then
used to electrically isolate the 80C 196 microcontroller from the rest of the board until the CPLD
had completed it's initialization cycle. This proved successful.
III
4.11 Manufacture and Implementation of the Phase 2 System
4. 11.1 Printed Circuit Board Design
The schematics were drawn by myself in the Protei EDA environment. The schematics are
presented in appendix U.
The netlist files were generated in Protei and transferred to the Protei router. The frequencies and
voltages were specified for the routing process and the Software routed to minimize the crosstalk
and voltage interferences. The routing guidelines mentioned earlier in the thesis were implemented
in order to produce preferred results.
The entire design previously required three PCBs, whereas with the new CPLD technology, the
design has been reduced to a single board with a much reduced component count.
The printed circuit board containing all of the required hardware is presented in appendix U
4.11.2 System installation
The Phase 2 system has replaced the previous Phase 1 system and was found to be more reliable
and easier to install With fewer components to test and fewer boards to populate, the installation
has been much improved.
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Chapter 5
Conclusions, Recommendations and
Future Work
5.1 Conclusions
The Phasel system initially seemed easier to implement, but in hindsight it was realized that this
was due to the relatively new and unknown technology used in the Phase 2 system.
The phase 2 design which includes the CPLDs could be simulated and tested in much less time
than the Phase 1 design. It is thus fair to say, that a big advantage of using the newer CPLD
technology, is a greatly reduced time-to-market of the product. This is largely due to the drive
toward rapid prototyping in order to avoid product obsolescence.
The Phase 2 system proved to be the more electrically stable system. This can also be attributed to
the alterations in the design process based on the recommendations following the problems
encountered in the phase 1 system.
The reduction in electrical noise in the later design can also be attributed to the construction of
the CPLD as mentioned in the thesis.
The MegaCore function offers a means of testing the new uart before a purchase is made. This
allows the designer the option of testing a far greater range of products before finally deciding on
the most suitable one for the application
The CPLDs support of JTAG and BST technology now also allows the designer to perform
continuity tests on the PCB without wasting time with bare-board testing.
One important consideration still to be made in designing with CPLDs, is that the designer must
over-design with the support hardware in order to utilize the migration features of the CPLDs
It also important to note that newer CPLDs are becoming faster and at the same time minimizing
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the interferences.
5.2 Recommendations
The comparison between technologies used in this thesis leads to the recommendation that were
feasible, all of the newer designs make use of the newer CPLD technology. It will in future
become increasingly difficult to compete in the electronic design market unless the designer
strives to avoid short term product obsolescence. One of the ways to assist in this regard is to use
a system which supports density migration and fast upgrades (e.g. by using the in-circuit
programmability feature of Altera's CPLDs)
With the increase in densities of the newer CPLDs, it is inevitable that the future holds a complex
system on a chip immediately adaptable to every designer's requirements.
Altera does however need to provide a greater support for the development of an internal tri-state
bus, eliminating the need for the use of multiplexers.
5.3 Future work
There remains a need for greater control of the driving capabilities on the L'O pins of the device
itself. I believe this is one of the areas where some of the large FPGNCPLD manufacturers need
to do some development.
The AMPP program also needs to grow in order to provide a greater range of products required
for the Mega function usage to develop.
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Appendices
Appendix A-I
System Bus Timing
XTAL1
CLOCKOUT
ALE/ADV'
RD'
BUS
WR'
BUS
(1S-Bit Mode) ADDRESS OUT
ADDRESS OUT
BHE'.INST VALID
AD8-1 5
(a-Bit Mode)
ADDRESS OUT
Appendix A-2
Timing Analysis of the 80C 196KC
System Board
All values used are based on the 80C 196KC operating at 20MHz. They are taken from the
November 1994 version of the 8XC 196KC commercial device information data sheet. The Intel
order number is:
Tavyv = 32 ns MAX
Tavyv(WAIT) = 5.5 ns (FCT373CT LE to Qn Tp MAX) + 7.5 ns (pALIEPLD Tpd MAX)
+ 7.9 ns (AC08 Tplh MAX) + II ns (AC112 RES to Q Tp MAX)
= 3l.9 ns.
Tllyv is irrelevant in this design.
Tclyx = 20 ns MAX.
Tclyx (WAIT) = 9.4 ns (AC112 CLOCK to Q Tplh MAX).
Tllyx is irrelevant in this design.
Tavgv = 32 ns MAX.
Tavgv(BUSWlDTH) = 5.5 ns (FCT373CT LE to Qn Tp MAX) + 7.5 ns (pALIEPLD Tpd MAX)
= 13 ns.
TlIgv irrelevant in this design.
Tclgx is irrelevant in this design.
Tavdv = 95 ns MAX, for zero wait states.
Tavdv(l6bit RAM) = 5.5 ns (FCT373CT LE to Qn Tp MAX) + 7.5 ns (pALIEPLD Tpd MAX)
+ 45 ns (RAM Tavqv MAX)
= 58 ns.
Tavdv = 195 ns MAX, for one wait state.
Tavdv(EPROM) = 5.5 ns (FCT373CT LE to Qn Tp MAX) + 7.5 ns (pALIEPLD Tpd MAX)
+ 150 ns (EPROM Tee MAX)
= 163 ns.
Tavdv = 295 ns MAX, for two wait states.
Tavdv(UART) = 5.5 ns (FCT373CT LE to Qn Tp MAX) + 7.5 ns (pALIEPLD Tpd MAX)
+ 190 ns (UART Tavrl MIN + Trldv MAX)
= 203 ns.
Trldv = 28 ns MAX, for zero wait states.
Trldv( 16bit RAM) = 20 ns (RAM Tglqv MAX).
Trldv = 78 ns MAX, for one wait state.
Trlcl is irrelevant in this design.
Trldv(EPROM) = 60 ns (EPROM Toe MAX).
Trldv = 178 ns MAX, for two wait states.
Trldv(UART) = 173 ns (UART Trldv MAX).
Tcldv is irrelevant in this design.
Trhdz = 50 ns MAX.
Trhdz(I6bit RAM) = 25 ns (RAM Tghqz MAX).
Trhdz(EPROM) = 50 ns (EPROM Tdf MAX).
Trhdz(UART) = 40 ns (UART Trhdz MAX).
Trxdx = 0 ns MIN.
Trxdx(l6bit RAM) = 0 ns (RAM Tghqz MIN).
Trxdx(EPROM) = 0 ns (EPROM Toh MIN).
Trxdx(UART) is not specified.
Txheh is irrelevant in this design.
Tclcl = 100 ns.
Tclcl(W AIT) = 9 ns (PALIEPLD Tp MIN).
= 9 ns (ACII2 l/Fmax MIN).
Tchcl = 40 ns MIN.
Tehcl(WAIT) = 6 ns (PALIEPLD Tc02 MAX) + 4 ns (ACII2 Ts MIN)
= 10 ns.
or = 6 ns (PALIEPLD Tc02 MAX)
+ 7.9 ns (AC08 Tplh MAX) + 3 ns (AC1l2 Tree MIN)
= 16.9 ns.
Tcllh is irrelevant in this design.
Tlleh is irrelevant in this design
Tlhlh is irrelevant in this design.
Tlhll = 40 ns MIN
Tlhll(AO-AI5) = 5 ns (FCT373CT Tw MIN).
Tavll = 35 ns MIN.
Tavll(AO-AI5) = 2 ns (FCT373CT Ts MIN).
Tavll(WAIT) = 5.5 ns (FCT373CT LE to Qn Tp MAX) + 7.5 ns (PALIEPLD Tpd MAX)
+ 8 ns (ACOOTphl MIN) + 5 ns (ACII2 Tw MIN)
= 26 ns.
Tavll(BHE#) = II ns (AC14 Tplh MAX) + 5 ns (AC112 Tw MIN)
= 16 ns.
Tllax = 10 ns MIN.
Tllax(AO-AI5) = 1.5 ns (FCT373CT Th MIN).
Tllax(BHE#) = 0 ns (ACII2 Th MIN).
Tllrl = 20 ns MIN.
Tllrl(UART) = 7 ns (UART Tavrl MIN)
Trhlh = 50 ns MIN.
Trhlh(ST ALE) = 9 ns (AC08 Tplh MAX) + 3 ns (AClI2 Tree MIN)
= 12 ns.
Trlrh = 245 ns MIN, for two wait states.
Trlrh(UART) = 173 ns (UART Trlrh MIN).
Tllwl = 40 ns MIN.
Tllwl(UART) = 7 ns (UART Tavwl MIN).
Telwl is irrelevant in this design.
Tqvwh = 27 ns MIN, for zero wait states.
Tqvwh(16bit RAM) = 25 ns (RAM Tdvwh MIN).
Tqvwh = 227 ns MIN, for two wait states.
Tqvwh(UART) = 90 ns CUART Tdvwh MIN).
Tchwh is irrelevant in this design.
Twlwh = 30 ns MIN, for zero wait states.
Twlwh(l6bit RAM) = 25 ns (RAM Twlwh MIN).
Twlwh = 230 ns MIN, for two wait states.
Twlwh(UART) = 123.5 ns (UART Twlwh MIN).
Twhqx = 25 ns MIN.
Twhqx(l6bit RAM) = 9 ns (74AC32 Tplh MAX) + 0 ns (RAM Twhdx MIN)
= 9 ns.
TwhqxCUl4) = 0 ns (RAM Twhdx MIN).
Twhqx(UART) = 12 ns (UART Twhdx MIN)
Twhlh = 40 ns MIN.
Twhlh(l6bit RAM) = 9 ns (74AC32 Tplh MAX) + 5 ns (RAM Twhax MIN)
= 14 ns.
Twhlh(UART) = 0 ns (UART Twhax MIN)
Twhlh(STALE) = 9 ns (AC08 Tplh MAX) + 3 ns (AC112 Tree MIN)
= 12 ns.
Twhbx is irrelevant in this design.
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80C196KC 68 Pin PLCC Package
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Appendix C-l
7FFF
Memory Map for Peripheral Outputs
OFFFFH
16 K Bytes External Memory
or I/O.
BFFFH ---------- 1- -- -------- BFFFH
40 K Bytes
7FFFH
OFFFFH /
/
/ 8 Bit RAM
/ Non-volatile
memory/
Real-time
clock
COOOH
-----------f----- 1--- __L _
207FH
16 Bit ROM
Special Purpose Memory
L..- -.J. L-_-L- -l 2000H2000H
Appendix C-2
Memory Map of PHASE 1 and
PHASE 2 Control Signals
RD WR A15 AI~ All All All AI. A!J A8 A7 M A~ AJ Al AI Addr<"
RES8 I o o o I I I o o 0 0 I 0 I J OXICI6
RES7 I o o o I J I o 0 0 0 J 0 I 0 OXICl4
RES6 I o 0 0 I J J o 0 0 0 J 0 0 I oxicrz
RESS I 0 • 0 J I J o 0 0 0 J 0 0 0 OXICIO
~ J o 0 0 J J I 0 0 0 0 0 I J J OXICOE
RES3 J 0 0 0 I I J 0 o 0 0 0 I I 0 OXICOC
RES2 I 0 0 0 I J J 0 0 0 0 0 I 0 J OXlCOA
RESI I 0 0 0 I I J 0 0 0 0 0 I 0 0 OXIC08
ENCI J 0 0 0 I I I 0 0 0 o J I 0 I OXICIA
ENC2 J 0 0 0 J J I 0 0 0 0 J I J 0 OX1CIC
ENC] J 0 0 0 J J J 0 0 0 0 I J J J OXICIE
ENG< J 0 0 0 J I J 0 0 0 I 0 0 0 0 oxiczo
ENCS J 0 0 0 J J J 0 0 0 J 0 0 0 J OX1C22
ENC6 I 0 0 0 I I I 0 0 0 J 0 0 J 0 OXIC24
ENG7 J 0 0 0 I I J 0 0 0 I 0 0 J J OXIC26
ENCS J 0 0 0 I J J 0 0 0 J 0 J 0 0 OXIC28
CEI I 0 0 0 J J J 0 0 0 0 0 0 J J OXIC06
CE2 J 0 0 0 J J J 0 0 0 0 0 0 J 0 OXICO-l
CEJ J 0 0 0 J J J 0 0 0 0 0 0 0 J OXICOl
CEA J 0 0 0 J J J 0 0 0 0 0 0 0 0 oxrcoo
CES J 0 0 0 J J J 0 0 0 J 0 J 0 J OXlelA
CEO J 0 0 0 J J J 0 0 0 J 0 J J 0 OX1C2C
CE7 J 0 0 0 J J J 0 0 0 J 0 J J J OXIC2E
CE8 J 0 0 0 J J J 0 0 0 J J 0 0 0 oxicso
SITI6lED J 0 0 0 J I J 0 0 0 0 0 0 J 0 OXICQ..t
CEI.ED J 0 0 0 J I J 0 0 0 0 0 0 J J OXIC06
CSREUY J 0 0 0 J J I 0 0 0 0 0 0 0 0 oxicoo
EXL\l>!P J 0 0 0 J J J 0 0 0 0 J J 0 0 OXICIS
EXFAN J 0 0 0 J J J 0 0 0 J J 0 0 J oxicaz
NOZ2l£ J 0 0 0 J J J 0 0 0 J J 0 J 0 QXIC]4
SBUllER J 0 0 0 J J J 0 0 0 J J 0 J J OXIC36
SWOI J 0 0 0 J J J 0 0 0 J J J 0 0 OXIC38
LEDBANK J 0 0 0 J J J 0 0 0 J J J 0 J OXlelA
PORD_R1 J 0 0 0 J J J 0 0 0 J J J J 0 OXIC1C
TESTCPLD J 0 0 0 J J J 0 0 0 J J J J J OXICJE
Memory Map of PHASE 1 and
PHASE 2 Control Signals for GAL 1
Appendix C-3
Signal Description Address Wait Active
States Low/High
CeO Chip select for 16-bit eproms 2000H-BFFFH 1 L
Ce1 Chip select for 16-bit status ram OOOOH-OFFFH 0 L
1OOOH-11FFH
Ce2 Chip select for 8-bit real-time COOOH-FFFFH 2 L ~
clocklnv ram
Cs510 Chip select for 8251A usart IEOOH-IEFFH 2 L
Buswidth 8/16 bit buswidth selection IEOOH-IEFFH & 0 H-167
COOOH-FFFH L-8
inst Memory overlap signal, Only implemented in phase 2 0 L
distinguishes between instruction design
and data
Intel 82510 UART Register Map
AppendixD
- Refer to bibliography for reference
Phantom Clock Control Sheet
AppendixE
Ik~ Ik~ 7 s ~ • J 2 I 0 OIR
0_1 Itt om sec 0.1 sec
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9 9 I 0 0 I I 0 0 I A •
100« SEa)NDS SEa)NDS
0 0 0 0 0 0 0 0 0 0
~ 9 0 I 0 I I 0 0 I
10 min MINUJtS MINUTES
0 0 0 0 0 0 0 0 0 0
~ 9 0 I 0 I I 0 0 I
12 AlP HR HOUR HOURS 12 H MODE
0 I I 0 0 0 0 0 0 I lAM
I 2 I 0 0 0 I 0 0 I 9AM
I 0 0 I 0 0 0 0 lOAM
I 0 0 I 0 0 I 0 12AM
I 0 I 0 0 0 0 I IPM
I 0 I 0 I 0 0 I 9PM
I 0 I I 0 0 0 0 IOPM
I 0 I I 0 0 I 0 12PPl.I
24 20
24 HMODE
0 0 0 0 0 0 0 0 0 0 I AM· 01:00
2 4 0 0 0 0 I 0 0 I 9AM-09:00
0 0 0 I 0 0 0 0 lOAM ·10:00
0 0 0 I 0 0 I 0 12 AM ·12:00
0 0 0 I 0 0 I I I PM - 13:00
0 0 I 0 0 0 0 0 8 PM - 20:00
0 0 I 0 0 0 I I 11 PM· 23:00
0 0 0 0 0 0 0 0 12 PM - 00:00
OSC RST DAY DAY
0 I 0 0 0 1 0 0 0 1 SUNDAY
0 7 0 0 0 1 0 1 I I SATIJRI)AY
NOSe AND If RST ARE ACTIVE LOW
IODate DATE DATE
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AppendixF
LCD Control Data
COMMA. NO
1-0S 1-RSH
O-CM O-LSH x
1.64rrs
DlSFtA Y CLEAR
RS RNV DB? 0136 0135 0134 DB3 0132 DB1 DBO EXECTME
RETURN 00 ME
a aa a a a a a a 1.64rrs
ENTRY M8DE SET
a aa a a a a a x
a a 1-If\JC 1-CON
a-DEC O-CO'F
40us
DlSFtA Y OfIVOFF 40us
a a aa a
a a 1-DON 1-CON 1-BON
O-OOFF O-CO'F O-EOFF
SHIFT 40us
a a a a
a a a a a x
SETFUNCTON
1 -8BlT
O-4BlT
1-2UNE 1-5X10
0-1L1NE 0-5X7
a aa a x x 40us
SETCG RAM
ADDRESS 40usa a a CG RA M ADDRESS
READ BUSY
ADDRESS
40usa a DO RAM ADDRESS
REA 0 BUSY FlAG &
ADDRESS
1-BUSY
O-READ
Y
A DDRESS COUNTER FOR BOTH
00& CG RAMADORESS
40us
WRITE OlI.TA 40us
a
a WRITE [)6. TA
READ DATA 40usREAD DATA
Schematic of Dallas Tag
Communication Interface
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AppendixH
Bill of Materials for Optic Fiber
Communication Transceiver
RESISTORS
lx RI 20K C14w)
Ix R2 4K7 ('!.tw)
lx R3 15 (4w)
Ix R4 20K ('14w)
Ix R5 I20K C14w)
IxR6 6K2 ('!.tw) 1%
lx R7 IOK ('14w)
IxR8 47K ('!.tw)
lx R9 IK ('!.tw)
.Ix RIO 150 (Iw)
-Ix RII 5KI ('14w)
lx RI2 1M ('14w)
Ix Rl3 - lOOK ('!.tw)
Ix R14 - 27K ('14w)
lx RI5 - 47 (2w)
Ix R16 - 47 (2w)
IxRI7 - 22K ('14w) 1%
lx RI8 x
lx RI9 - 150 C14w)
Ix R20 - 3K ('14w)
IxR21 - 3K (y.w)
Ix R22 - 10K ('14w)
lx R23 - 340 C14w)
lx R24 - 4K7 ('14w)
ICs
Ix ICI - LM311P
Ix IC2 - LM311P
I x IC3 - CA3140E
l x BCBoard
l x I Plastic Box JC0440
120x65x40
CAPACITORS
lx Cl 100 nF
Ix C2 470 ;:,<F (I6V) electrolytic axial
lx C3 470 ;:,<F (IOV) electrolytic axial
Ix C4 100 nF ceramic
lx C5 100 nF ceramic
Ix C6 100 nF ceramic
lx C7 100 nF ceramic
Ix C8 2,2 pF (63V) ceramic
Ix C9 470 pF (63V) ceramic
lx CIO 100nF ceramic
lx CII 100 nF ceramic
lx CI2 100 nF ceramic
Ix CI3 - 200 ;:,<F (l6V) electrolytic axial
DIODES
Ix 01 BAT49
lx 02 - IN4148 Signal diode
Ix 03 IN4001
Ix D4 - BZX79C 3V3 or 3,3 Volt
lx D5 - IN4148 Signal diode
Ix 06 - IN4001
lx 07 - IN4001
Ix D8 - IN4148 Signal diode
Ix D9 - IN4148 Signal diode
Ix DTX
Ix DR)(
Ix 3 Pin male and female PCB connectors
l x I VREF test pin
x OB9 female connectors
lx DB9 male connector 90 degrees
80C 196KC Microcontroller Source
Code
Appendix I
All of the embedded source code can be found on the CD appended to the rear cover of volume 2 of this thesis .
._------ -- ~~-----------
Appendix J-J
VHDL Code for PHASE 1 GAL 1
Design
-- Binding archltecturc
-vlibrary work;
--usc work.cypress.all;
--use work.rtlpkg.all;
library ieee;
use ieee.std _Iogic _1164.aU;
package pctgal_ xpkg is
component pctgal
pOI'"(clockout, stale, holda, a8, a9, alO, all, a12, an, a14, alS, rcset: in bit;
csSIO, ce2, buswidth, waite, ceO, ccf , outO, out l , out2 : out bit;
mapp : lnout xOlz);
end component;
end pctgal_xpkg;
entity pct.gal is
port (clockout, stale, holda, a8, a9, alO, all, a12, an, a14, a l S, reset: in bit;
csSIO, ce2, buswidth, waite, ccO, ce l , outO, out l , oul2 : out bit;
lIlapp : inout xOh);
end pctgal;
ARCHITECTURE appnote Ofc22vl0 is
BEGIN
Ul : petgall'ORT MAl' (
clockout => pin I,
stale => pin2,
holda => pin3,
a8=> pin4,
,,9 => pinS,
,,10=> pin6,
all => pin7,
,112=> pin8,
an => pin9,
al4 => pinlO,
alS => pln l I,
reset => pin13,
fbx(csSl0) => pinl4,
nlx(ce2) => pin l S,
fbx(buswidlh) => pinl6,
fbx(outO) => pinl7,
fbx(ouU) => pinl8,
fbx(waite) => pinl9,
fbx(out2) => pin20,
fbx(ceO) => pin21,
fbx(ce 1) => pin22,
mapp => pin23,
inst => pin24
);
cnd appnolc;
architecture fsm of pel gal is
signal sO, sl, 52, 83, s4, sS, s6, s7, 58, s9, s10, 511, 512, 513, s14, s16, s17, s18, sl9, s20, s21, s22, s23, s24: bit;
signalnwait_I, nwait_2, nwait_3,nwait_ 4, nwait_S, nwait_6, nwait_7, ck, mappdl , IIlsig, msig l , waitt: bit;
signal slatc:bil_ vector (2 downto 0);
constant async_start: bit_ vector (2 downto 0) := "000";
constant hold_2: bil_veclor (2 downto 0):= "001 ";
constant hold_3: bil_ vector (2 downto 0) := "011 ";
constant hold_ 4: bil_ vector (2 downto 0) := "II I ";
constant hold_S: bit_vector (2 downlo 0):= "110";
constant hold_6: bil_ vector (2 downlo 0) := "IOU";
constant hold_7: bil_ vector (2 downto 0) := "101 ";
-----------_.
--NOT AS SHOULD COME OUT
constant rcmove jrokl: bit_vcctor(2 downto 0):= "010";
constant rcmove Tiold l : bit_ vector (2 downto 0) := "000";
<='0';
<= NOT s19; -- S'bit real time clock nvram
<= NOT sIS; -- 16 bit sram slots for stack
<= NOT 917; -- UART
<= NOT siS;
<= NOT 916; -- 16 bit sim
<= '1';
<= '1';
<= not waitt;
<= (A15 and A14 and A13 and A12); -- 1'00011
<= (sIO);
<= (sl or 5201' s3 or s4 or 5501' s6 or 97 01' 5S or 59); -- 2000H - AFFFII 16 bit eprom sim
<= (NOT A15) and (NOT A14) and (NOT A13) and AI2 and All and AIO and A9 and (NOT AS); --IEOOII-IEFFII UART
<= (s19 or sI7); -- eprom shu or UART (buswidth)
<= (slO or sll 01' sl2 or s13 or 914); -- noooll- FFFFH S bit rca I time clock nvram
<= (NOT A15) and (NOT A14) and (NOT Al3) and AI2 and All and AIO and (NOT A9) and (NOT AS); --I coon _
I DFFII PERIPH
if (reset = '0') then
state <= async. start:
elslf (clockout'event and clockout = 'I ') then
case state is
when async jstart =>
if(nwait_1 = 'I') then
waltt <= '1';
end if;
if(nwait._1 = 'I' and nwait_2 = '0') then
state <= remove_hold;
elsif (nwait_ 2 = 'I ') then
state <= hold_2;
else
state <= nsync jstart;
end if;
when hold _ 2 =>
waitf <= '1';
if (nwait_3 = 'I') thcn
<= (NOT A15) and (NOT A14) ami (NOT Al3) and (NOT AI2); -- 000011 - OFFFII
<= (NOT A15) and (NOT A14) and A13 and (NOT AI2); -- 200011
<= (NOT A15) and (NOT A14) and A13 and A12; -- 300011
<= (NOT A15) and A14 and (NOT A13) and (NOT A12); -- 400011
<= (NOT A15) and AI4 and (NOT A13) and A12; -- 500011
<= (NOT AIS) and AI4 and A13 and (NOT AI2); -- 600011
<= (NOT A15) and A14 and A13 and A12; -- 700011
<= A15 and (NOT A14) and (NOT A13) and (NOT AI2); -- SOOOlI
<= AI5 and (NOT A14) and (NOT A13) and AI2; -- 900011
<= AI5 and (NOT A14) and A13 and (NOT A12); -- AOOOII
<= AI5 and (NOT A14) and A13 and A12; -- noooll
<= AI5 and A14 and (NOT A13) and (NOT A12); -- COOOH
<= AI5 and AI4 and (NOT A13) and AI2; -- DOOOH
<= AlS and A14 and A13 and (NOT AI2); -- EOOOH
<= (AlS and A14 and A13 and AI2); -- FOOOI-I
<= (sO or 921);
<= (91 or 92 or s3 or 94 or 95 or s6 or 97 or sS or s9 or sI0); -- 2000H - IJFFFH 16 bit eprom sim
<= (NOT AlS) and (NOT A14) and (NOT A13) and A]2 and All and AI0 and A9 and (NOT AS); --JEOOH -IEFFH UART
<= (s]9 or sI7); -- eprom sim or UART (buswidth]
<= (sll or 912 or s13 or s14); -- COOOH - FFFFH S bit realtime clock nvram
<= (NOT A1S) and (NOT A14) and (NOT A13) and A12 and All and AIO and (NOT A9) and (NOT AS); --]COOH-
lDFFH PERINI
<= (NOT A]S) and (NOT A]4) and (NOT A13) and A12 and (NOT All) and (NOT AIO) and (NOT A9); --IOOOH -11 FFH
16 - bit RAM
nwait_] <= stale and hold a and (nwait_2 or sI6); -- S bit eprom sim
nwait_2 <= stale and holda and (nwalt_3 or 9] 7 or sl9 or s20);
begin
sO
sl
s2
53
s4
s5
s6
s7
5S
s9
slO
sl1
s12
913
s14
sIS
916
s17
sIS
s19
s20
92]
nwait 3
ee2
ce]
es5]0
buswldth
ceO
mapp
inst
waite
s]4
sIS
sl6
sl7
sIS
sl9
s20
processn-cset, clockout)
begin
end if;
cnd process;
outO <= statc(O);
out l <= statc(l);
out2 <= statc(2);
end fsm;
end case;
state <= hnld_3;
else
state <= remove hold;
end if;
when hold _3 =>
waitt <= 'I'.
state <= rcmovc_hold;
when I'cmovc_hold =>
waitt<= '0';
state <= async _start;
when remove hold l =>
waitt c= '0';
state <= async _start;
when others =>
state <= async jstart;
Appendix J-2
VHDL Code for PHASE 1 GAL 2
Design
-- pcriphf .vhd
cntity PERIPHERAL is
port(A9 : in bit;
AI0 : in bit;
WR : In bit;
RD : In bit;
AIS : in bit;
A14 : In bit;
A13 : in bit;
Al2 : in bit;
All : in bit;
A3 : in bit;
A2 : in bit;
Al : in bit;
RESA : out bit;
RESn : out bit;
CELED : out bit;
IlIT 16LED : out bit;
CEI : out bit;
CE2 : out bit;
CEJ : out bit;
CE4 : out bit;
CSRELA Y : out bit;
RES4 : out bit);
attributc plnjurmbers of PERII'IIERAL:cntity is
"A9:1 "&
"AIO:2 "&
"AI:3" &
"A2:4 "&
"A3:S"&
"'VR:6" &
"RD:7"&
"All:8" &
"AI2:9"&
"A13:10" &
"AI4:11 " &
"AlS:13 " &
"RES4:14" &
"CSRELAY:IS" ,-,«
"CE4:16" &
"CEJ:17" &
"CE2:18" &
"CEI:19" &
"IllTI6LED:20 " &
"CELED:21 " &
"RESIl:22 " &
"RESA:23";
end PERIPHERAL;
nrchitecturc FSM of PERIJ'J1ERAL is
signal sl , s2, sJ, s4, sS, s6, s7, s8, s9, slO: hit;
b('gin
sl <= «NOT WR) and «NOT AIS) and (NOT A14) and (NOT Al3) and AI2 and All and AIO and (NOT A9) and A3 :tI1i1
(NOT A2) and (A I or (NOT A I»»;
CEI
52 <= «NOT WR) and «NOT AIS) nnd (NOT A14) anti (NOT AI3) anti A12 anti All anti AIO nnd (NOT A9) anti A3 anti «A2
anti (NOT AI» or «NOT A2) anti AI»»;
<= (NOT sl);
<= (NOT 52);
<= (NOT«(NOT AlS) and (NOT A14) and (NOT A13) and AI2 and All and AIO and (NOT A9) and (NOT AJ) and (NOT
A2) and (NOT AI» and (NOT RD»);
<= (NOT«(NOT AIS) and (NOT A14) and (NOT Al3) and AU and All and AIO and (NOT A9) and (NOT A3) and (NOT
A2) and AI) and (NOT RD»);
<= (NOT«(NOT AIS) and (NOT A14) and (NOT Al3) and A12 and All and AIO and (NOT A9) and (NOT A3) and A2 and
(NOT AI» anti (NOT RD»);
<= (NOT«(NOT AIS) anti (NOT A14) and (NOT Al3) and Al2 and All and AIO and (NOT A9) and (NOT A3) and A2 and
AI) and (NOT RD»);
RES4 <= «NOT WR) and «(NOT AIS) and (NOT A14) and (NOT A13) and Al2 and All and AIO and (NOT A9) and (NOT A3)
and (NOT A2) and AI»);
nIT16LED <= «NOT WR) and «(NOT AIS) and (NOT A14) and (NOT Al3) and Al2 and All and AIO and (NOT A9) and (NOT A3)
and A2 and (NOT AI»»;
CELED <= «NOT WR) and «(NOT AIS) and (NOT A14) and (NOT Al3) and Al2 and All and AIO and (NOT A9) and (NOT AJ)
and A2 and AI»);
CSRELAY <= «NOT WR) and «(NOT A15) and (NOT A14) and (NOT Al3) and Al2 and All and AIO and (NOT A9) and (NOT A3)
and (NOT A2) and (NOT AI»)));
RESA
nnsn
CE4
CEJ
CE2
end FSM;
AppendixK
Host Machine Communication
Software
All of the source code for the forms presented in this appendix, can be found on the CD appended to the rear
cover of volume 2 of this thesis.
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PHASE 2 Design's Text Definition
Files
Appendix 0
library IEEE;
use IEEE.std logic 1164.all;
entity maxper3A is
port(WR
RD
A1S
A14
A13
A12
All
Ala
A9
A8
A7
A6
AS
A4
A3
A2
Al
AO
LEDBANK
port2_RI
RESCNTRI
RESCNTR2
RESCNTR3
RESCNTR4
RESCNTRS
RESCNTR6
RESCNTR7
RESCNTR8
EXLAMP
EXFAN
SBUZZER
SWDI
NOZZLES
ENCI
ENC2
ENC3
ENC4
ENCS
ENC6
ENC7
ENC8
CE CNTRS
CELED
BIT16LED
Cmux sel
CSRELAY
TESTCPLD
end maxper3A;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
:out bit;
:out bit;
: out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out std_logic vector(l downto 0);
out bit;
out bit);
architecture FSM of maxper3A is
signal sl,CEl,CE2,CE3,CE4: bit;
<= ((NOT AlS) and (NOT A14) and (NOT A13) and A12 and All and Ala andA8)and (NOT A7)and (NOT A6));
<= ((51 and AS and A4 and (NOT A3) and (NOT A2) and (NOT AI)) and
<= ((51 and AS and (NOT A4 ) and A3 and A2 and AI) and (NOT RD));<= ((51 and AS and (NOT A4) and A3 and A2 and (NOT AI)) and (NOT
<= ((51 and AS and (NOT A4)and A3 and (NOT A2) and AI) and (NOT
begin
sl
(NOT A9) and (NOT
CE8
(NOT RD));
CE7
CE6
RD) ) ;
CES
RD) ) ;
CE4
AI)) and (NOT RD));
CE3
and (NOT RD));
<= ((51 and (NOT AS) and (NOT A4)and (NOT A3) and (NOT A2) and (NOT
-- (ADDR: ICOOH)
<= ((51 and (NOT AS) and (NOT A4)and (NOT A3) and (NOT A2) and AI)
-- (ADDR: IC02H)
<= ((sl and (NOT AS) and (NOT A4)and (NOT A3) and A2 and (NOT AI))
-- (ADDR: 1C04H)
<= ((sl and (NOT AS) and (NOT A4)and (NOT A3) and A2 and AI) and (NO!
-- (ADDR: 1C06H)
RESCNTR8 <= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and A2 and
CE2
and (NOT RD));
CE1
RD) );
AI) ));
RESCNTR7
(NOT AI) )));
RESCNTR6
and AI)));
RESCNTRS
and (NOT A1))));
RESCNTR4
AI) ));
RESCNTR3
(NOT A1))));
RESCNTR2
and AI) ));
RESCNTR1
and (NOT A1))));
ENC8 <=
AI) )));
<= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and A2 and
<= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and (NOT A2)
<= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and (NOT A2)
<= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and A2 and
-- (ADDR: 1COEH)
<= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and A2 and
--(ADDR: 1COCH)
<= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and (NOT A2)
--(ADDR: 1COAH)
<= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and (NOT A2)
-- (ADDR: 1C08H)
((NOT WR) and ((sl and AS and (NOT A4) and A3 and (NOT A2) and (NOT
ENC7 <= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and A2 and AI)));
ENC6 <= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and A2 and (NOT
AI) )));
.1) ) ) ;
ENCS <= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and (NOT A2) and
<= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and (NOT A2) and
-- (ADDR: 1C20H)
<= ((NOT WR) and ((sl and (NOT AS) and A4 and A3 and A2 and AI) ));
-- (ADDR: 1C1EH)
ENC2 <= ((NOT WR) and ((sl and (NOT AS) and A4 and A3 and A2 and (NOT A1))));
-- (ADDR: 1C1CH)
ENC1 <= ((NOT WR) and ((sl and (NOT AS) and A4 and A3 and (NOT A2) and AI)));
-- (ADDR: 1C1AH)
BIT16LED <= ((NOT RD) and ((sl and (NOT AS) and (NOT A4) and (NOT A3) and A2
and (NOT A1)))); --(ADDR: 1C04H)
CELED <= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and (NOT A3) and A2 and
-- (ADDR: 1C06H)
CSRELAY <= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and (NOT A3) and (NOT
A2) and (NOT A1)))); --(ADDR: 1COOH)
EXLAMP <= ((NOT WR) and ((sl and (NOT AS) and A4 and A3 and (NOT A2) and
(NOT A1)))); -- (ADDR: 1C18H)
EXFAN <= ((NOT WR) and ((sl and AS and A4 and (NOT A3) and (NOT A2) and
-- (ADDR: 1C32H)
<= ((NOT WR) and ((sl and AS and A4 and (NOT A3) and A2 and AI)));
-- (ADDR: 1C02H) *
SWDI <= ((NOT WR) and ((sl and AS and A4 and A3 and (NOT A2) and (NOT A1))));
-- (ADDR: 1C38H)
<= ((NOT RD) and ((sl and AS and A4 and (NOT A3) and A2 and (NOT
-- (ADDR: 1C34H)
CE CNTRS <= CE1 OR CE2 OR CE3 OR CE4;
LEDBANK <= ((NOT WR) and ((sl and AS and A4 and A3 and (NOT A2) and AI)));
-- (ADDR: 1C3AH)
port2 RI <= ((NOT WR) and ((sl and AS and A4 and A3 and A2 and (NOT A1))));
-- (ADDR: 1C3CH)
TESTCPLD <= ((NOT WR) and ((sl and AS and A4 and A3 and A2 and AI) ));
-- (ADDR: 1C3EH)
ENC4
(NOT AI)) ));
ENC3
AI) ));
AI) ));
SBUZZER
NOZZLES
AI) )));
process
Cmux sel <= "00";
begin
CE CNTRS <= '1'; -- none of the counter outputs are latched onto the
output bus
IF CE1 = '1' THEN
Cmux se1 <= "00";
CE CNTRS <= '0';
ELSIF CE2 = '1' THEN
Cmux sel <= "01";
CE CNTRS <= '0';
ELSIF CEj = '1' THEN
Cmux sel <= "10";
CE_CNTRS <= '0';
ELSlf CE4 = '1' THEN
Cmux sel <= "11";
CE CNTRS <= '0';
END IF;
end process;
end FSM;
-- Steven Swanepoel's VHDL Template for a heartbeat indicator
library IEEE;
use IEEE.std logic 1164.all;
ENTITY heartbeat IS
PORT
(
clk
flash
: IN
: OUT
STD LOGIC;
STD LOGIC clock used to increment the counteroutput from heartbeat , indicates a time fortoggle of the heartbeat
) ;
END heartbeat;
ARCHITECTURE vhdl Code OF heartbeat IS
signal toggle~time_out STD LOGIC;
BEGIN
PROCESS (clk) -- 1 clock cycle lOOns (10MHz)
VARIABLE count : integer range 0 to 2500000;
BEGIN
IF (clk'EVENT and clk = '1') THEN
transistion only
IF count <= 2500000 THEN
count := count + 1;
time out<='O';
ELSE
enter this code section on pos clock
if counter <= 1000 , continue counting
reset time out<='l'; -- produce a counter lapse signal, used for e.g. cpu
IF toggle = '1' THEN
toggle <= '0';
ELSE
toggle <= '1';
END IF;
END IF;
END IF;
IF time out = '1' THEN
count := 0; -- reset counter
IF toggle = '0' THEN
FLASH <= '0';
ELSE
FLASH <= '1';
END IF;
END IF;
END PROCESS;
END vhdl code;
library IEEE;
use IEEE.std logic 1164.all;
entity maingall is
PORT (
clockout: in std logic;
stale: in std logic;
holda: in std-logic;
a8: in std logic;
a9: in std-logic;
a10: in std_logic;
all: in std_logic;
a12: in std_logic;
a13: in std_logic;
a14: in std_logic;
a15: in std logic;
reset: in std logic;
cs510: out std_logic;
ce2: out std logic;
buswidth: out std logic;
outO: out std logIc;
waite: out std logic;
ceO: out std_logic;
ce1: out std_logic;
inst: in std logic;
LEDBANK: in std logic
out1: out std logic
) ;
end maingal1;
architecture fsm of maingal1 is
signal sO, sl, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11, s12, s13, s14, sIS, s16,
s17, s18, s19, s20, s21, s22: std logic;
signal nwait 1, nwait 2, nwait 3, nwait 4, mappd1, msig, msig1, waitt: std logic;
signal state:std logic vector (1 downto-O);
constant async_start: std_logic_vector (1 downto 0) := "00";
constant hold_2: std_logic_vector (1 downto 0) := "01";
constant hold 3: std logic vector (1 downto 0) := "10";
constant remove hold: std logic vector (1 downto 0) .- "11";
begin
sO <= (NOT A15) and (NOT A14 ) and (NOT Al3) and (NOT A12) ; OOOOH - OFFFHsl <= (NOT A15) and (NOT A14) and A13 and (NOT A12); 2000Hs2 <= (NOT A15) and (NOT A14 ) and A13 and A12; 3000Hs3 <= (NOT A15) and A14 and (NOT A13) and (NOT A12) ; 4000Hs4 <= (NOT A15) and A14 and (NOT·A13) and A12; 5000Hs5 <= (NOT A15) and A14 and A13 and (NOT A12); 6000Hs6 <= (NOT A15) and A14 and A13 and A12; 7000Hs7 <= A15 and (NOT A14 ) and (NOT A13) and (NOT A12) ; 8000Hs8 <= A15 and (NOT A14 ) and (NOT A13) and A12; 9000Hs9 <= A15 and (NOT A14 ) and A13 and (NOT A12); AOOOHs10 <= A15 and (NOT A14 ) and A13 and A12; BOOOHsl1 <= A15 and A14 and (NOT Al3) and (NOT A12) ; COOOHs12 <= A15 and A14 and (NOT A13) and A12; DOOOHs13 <= A15 and A14 and A13 and (NOT A12); EOOOHs14 <= (A15 and A14 and A13 and A12) ; FOOOHsIS <= (sO or s21);
s16 <= (sl or s2 or s3 or s4 or s5 or s6 or s7 or s8 or s9 or s10); -- 2000H -BFFFH 16 bit eprom sim
sl7 <= (NOT A15) and (NOT A14 ) and (NOT A13) and A12 and All and A10 and A9 and(NOT A8); --lEOOH -lEFFH UART
s18 <= (s19 or s17) ; -- eprom sim or UART (buswidth)s19 <= (s11 or s12 or s13 or s14); -- COOOH - FFFFH 8 bit real time clock nvrams20 <= (NOT A15) and (NOT A14) and (NOT A13) and A12 and All and A10 and (NOT A9)and (NOT A8) ; --lCOOH - 1DFFH PERIPH
s21 <= (NOT A15) and (NOT A14) and (NOT A13) and Al2 and (NOT All) and (NOT AIO)and (NOT A9) ; --1000H -IIFFH 16 - bit RAM
--nwait 1
--nwait 2
<= '0';
<= '0';
nwait 1
nwait 1
<= stale and ho1da and (nwait 2 or s16 or sO); -- 8 bit eprom sim
<= (nwait 2 or s16); -- 8 bit eprom Slm
1 wait state for eproms
nwait 2 <= stale and holda and (nwait 3 or s17 or s19 or s20 or LEDBANK);
--NOT A8 SHOULD COME OUT
nwait 2
COME OUT
<= (nwait 3 or s17 or s19 or s20); --NOT A8 SHOULD
2 wait states for sram, nvram & peripheral outputs (for 4040 counter ics)
nwait 3 <= '0';
nwait 4 <= INST;
3 wait states not required
ce2 <= (NOT s19) AND (NOT inst); -- 8 bit real time clock nvram
when the INST pin is high indicates instruction is fetched otherwise data is fetched
buswidth <= NOT s18;
buswidth <= NOT s18;
ceO <= NOT s16; -- 16 bit sim or EPROMS (ADDR: 2000H - BFFFH)
ce2 <= (NOT s19); --AND (NOT inst); -- 8 bit real time clock nvram
(ADDR: COOOH - FFFFH)
ce1 <= NOT sIS; --AND (NOT inst); -- 16 bit sram slots for stack (ADDR:
OOOOH - OFFFH and 1000H -llFFH)
csS10 <= NOT s17; EXTERNAL UART (ADDR: 1EOOH -lEFFH)
ce1
csS10
buswidth
ceO
<= NOT sIS;
<= NOT s17;
<= NOT s18;
<= NOT s16;
-- 16 bit sram slots for stack
UART
-- 16 bit sim
waite <= not waitt;
process (reset, clockout)
begin
if (reset = '0') then
buswidth <= '1';
state <= async start;
ceO <= '1';
ce2 <= '1';
ce1 <= 'I';
csS10 <= '1';
elsif (clockout'event and clockout = '1') then
buswidth <= NOT s18;
ceO <= NOT s16; -- 16 bit sim or EPROMS (ADDR: 2000H - BFFFH)
ce2 <= (NOT s19); --AND (NOT inst); -- 8 bit real time clock nvram
(ADDR: COOOH - FFFFH)
ce1 <= NOT sIS; --AND (NOT inst); -- 16 bit sram slots for stack (ADDR:
JOOH - OFFFH and 1000H -llFFH)
csS10 <= NOT s17; -- EXTERNAL UART (ADDR: 1EOOH -lEFFH)
--chip selects are placed here in order to guarentee a spike free
-- output since it is a clocked output
case state is
when async start =>
if (nwait 1 = '1') then
waitt <= '1';
waite <= '0';
end if;
if (nwait 1 = 'I' and nwait 2
state <= remove hold;
elsif (nwait 2 = 'I') then
state <= hold 2;
else
state <= async start;
,0') then
end if;
when hold 2 =>
waitt <= '1';
waite <= '0';
if (nwait 3 = '1') then
state <= hold 3;
else
state <= remove hold;
end if;
when hold 3 =>
waitt <= ' 1' ;
waite <= ' 0 ' ;
state <= remove hold;
remove hold =>
waitt <= , 0 ' ;
waite <= ' 1' ;
state <= async start;
when
when others =>
state <= async start;
end case;
end if;
end process;
outO <= state(O);
--outl <= state(l);
end fsm;
library IEEE;
use IEEE.std logic l164.all;
entity maxper2B is
port (CLKOUT
ALE
BUSWIOTH
nWAITN
nWRL
nWRH
WR
RO
AlS
A14
A13
A12
All
AlO
A9
A8
A7
A6
AS
A4
A3
A2
Al
AO
RESCNTRI
RESCNTR2
RESCNTR3
RESCNTR4
RESCNTRS
RESCNTR6
RESCNTR7
RESCNTR8
EXLAMP
EXFAN
SBUZZER
SWOI
NOZZLES
ENCI
ENC2
ENC3
ENC4
ENCS
ENC6
ENC7
ENC8
CE CNTRS
CELEO
BIT16LEO
Cmux sel
CSRELAY
TESTBIT
end maxper2B;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
in bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
:out bit;
:out bit;
: out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out bit;
out std_logic vector(l downto 0);
out bit;
out bit);
architecture FSM of maxper2B is
signal sl,CES,CE6,CE7,CE8: bit;
begin
sl <= ((NOT A1S) and (NOT A14) and (NOT A13) and A12 and All and A10 and
(NOT A9)and (NOT A8)and (NOT A7)and (NOT A6));
CE8 <= ((s1 and AS and A4 and (NOT A3) and (NOT A2) and (NOT Al)) and
(NOT RD)) ;
CE7 <= ((s1 and AS and (NOT A4 ) and A3 and A2 and Al) and (NOT RO)) ;
CE6 <= ((s1 and AS and (NOT A4) and A3 and A2 and (NOT AI)) and (NOT
RO)) ;
CES <= ((sl and AS and (NOT A4)and 1'''.3 and (NOT A2) and AI) and (NOT
RO)) ;
CE4 <= ((sl and (NOT AS) and (NOT A4)and (NOT A3) and (NOT A2) and (NOT
A1)) and (NOT RD));
CE3 <= ((sl and (NOT AS) and (NOT A4)and (NOT A3) and (NOT A2) and Al)
and (NOT RD));
CE2 <= ((sl and (NOT AS) and (NOT A4)and (NOT A3) and A2 and (NOT Al))
and (NOT RD));
CE1 <= ((sl and (NOT AS) and (NOT A4)and (NOT A3) and A2 and A1) and (NOT
RD) );
RESCNTR8 <= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and A2 and
Al) ));
RESCNTR7 <= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and A2 and
(NOT Al))));
RESCNTR6 <= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and (NOT A2)
and Al))) ;
RESCNTRS <= ((NOT WR) and ((sl and (NOT AS) and A4 and (NOT A3) and (NOT A2)
and (NOT A1))));
RESCNTR4 <= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and A2 and
A1) ));
RESCNTR3 <= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and A2 and
(NOT A1) )));
RESCNTR2 <= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and (NOT A2)
and A1) ));
RESCNTR1 <= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and A3 and (NOT A2)
and (NOT A1) )));
ENC8 <= ((NOT WR) and ((sl and AS and (NOT A4) and A3 and (NOT A2) and (NOT
,1))));
ENC7
ENC6
<= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and A2 and Al)));
<= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and A2 and (NOT
A1) )));
ENCS <= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and (NOT A2) and
Al) ));
(NOT
ENC4
A1) )));
ENC3
ENC2
<= ((NOT WR) and ((sl and AS and (NOT A4) and (NOT A3) and (NOT A2) and
and (NOT
ENC1 <=
BIT16LED
Al) )));
CELED <=
<= ((NOT WR)
<= ((NOT WR)
((NOT WR)
<= ((NOT
and
and
and
WR)
((sl and (NOT AS)
((sl and (NOT AS)
((sl and (NOT AS)
and ((sl and (NOT
and A4 and A3 and A2 and Al)));
and A4 and A3 and A2 and (NOT Al))));
and A4 and A3 and (NOT A2) and Al)));
AS) and (NOT A4) and (NOT A3) and A2
((NOT WR) and ((sl and (NOT AS) and (NOT A4) and (NOT A3) and A2 and
Al) ));
CSRELAY <= ((NOT WR) and ((sl and (NOT AS) and (NOT A4) and (NOT A3) and (NOT
A2) and (NOT Al))));
EXLAMP <= ((NOT WR) and ((sl and (NOT AS) and A4 and A3 and (NOT A2) and
(NOT Al))));
EXFAN <= ((NOT WR) and ((sl and AS and A4 and (NOT A3) and (NOT A2) and
Al))) ;
SBUZZER <= ((NOT WR) and ((sl and AS and A4 and (NOT A3) and A2 and Al)));
SWDI <= ((NOT WR) and ((sl and AS and A4 and A3 and (NOT A2) and (NOT Al))));
NOZZLES <= ((NOT WR) and ((sl and AS and A4 and (NOT A3) and A2 and (NOT
A1)))) ;
CE CNTRS <= CES OR CE6 OR CE7 OR CE8;
Cmux sel <= ~OOO~;
TESTBIT <= CLKOUT OR ALE OR BUSWIDTH OR nWAITN OR nWRL OR nWRH;
process
begin
CE CNTRS <= '1'; -- none of the counter outputs are latched onto the
output bus
IF CES = '1' THEN
Cmux sel <= ~OO";
CE CNTRS <= '0';
ELSIF CE6 = '1' THEN
Cmux sel <= "01";
CE CNTRS <= '0';
ELSIF CE7 = '1' THEN
Cmux sel <= "10";
CE CNTRS <= '0';
ELSIF CE8 = '1' THEN
Cmux sel <= "11";
CE CNTRS <= '0';
ELSIF CES = '1' THEN
Cmux sel <= "100";
CE CNTRS <= '0';
ELSIF CE6 = '1' THEN
Cmux sel <= "101";
CE CNTRS <= '0';
ELSIF CE7 = '1' THEN
Cmux sel <= "110";
CE CNTRS <= '0';
ELSIF CE8 = '1' THEN
Cmux sel <= "Ill";
CE CNTRS <= '0';
ELSE
CE CNTRS <= '1';
output bus
END IF;
end process;
end FSM;
-- none of the counter outputs are latched onto the
Synthesis of the FLEX 10Ks Internal
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INS'T_O
0892_'_oSR_0
RESET_O
0891_7_RTS_0
0892_'_CTS_0
0801_'_oSR_0
PIRJ<ll_O
~'•o
~Ig•o
'g :E
g' g'••DO
;'•o
'~I
~•o
.,
~•o
,
o .iDO
,
o 1o ~Io
DDDDDDDDDDDDDDDDDDDDDDDDD
DDDDDDDDDDDDDDDDDDDDDDDDD
D~DDDDDD~DDDDDDDDDDDDDDDD
~
Io
O_,NSTOUTO_IWR
O_PO_'
0_"
0_A2
0_"
0_"
0_"
0-"0_.7
0_"
0_"0_.,0
0_·t10_.,20_.13
O_A14DDDDDDDDDDDDDDDDDDDDDDDDD
DDDDDDDDDDDDDDDDDDDDDDDDD
DCJ~DDDDD~CJDDDCJCJDDDDDDDCJDD
o•~ o,I
o,
!
o,
!
o,
!
DO 0" ,i ; ~
Ils
o, DO'I~ ~
!1
11:'
DO' ..l' 1 o..i ot,1 o•i'!5 o•i'!5 o..~
0_.,5
O_PlE05AI
O_PlEDSA2
O_PlEDO.,
O_PlE06A2
0_PlED7AI
0_PlE07A2
0_PlED8A1
o
i
Appendix Q
Routing of the FLEX 10Ks Internal
Design
lJ24_A13
U201U21_A13
U22JU23_A141A15
U20_A14
(VCCIO)
(VCCINT1
A7
HIGHI''''
lJ23_A14
1"'1
U21_A14
NST
IG~Ol
(G""""l
U201U21_A1NA15
Ex...Fen
BUZZER
CS510
IMSEUl)
(MSEL1)
(VCCM)
(ntOtoFIG)
CE2

Copyright (C) 1988-1999 A1tera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such mega function design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
mega function partner, remains with Altera, the mega function partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
N.C. = No Connect, This pin has no internal connection to the device.
VCCINT = Dedicated power pin, ~hich MUST be connected to VCC (5.0 volts)
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
JINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
CHIP "petscha1" ASSIGNED TO AN EPF10K10TC144-4
TCK 1
CONF DONE 2
nCEO
TDO
VCCIO
VCCINT
AO
Al
A2
A3
A4
AS
A6
INIT DONE
r"DIO
~ JINT
A8
A9
AIO
All
A] 2
A13
A14
VCCIO
VCCINT
A15
PLED1A1
PLED1A2
PLED2A1
PLED2A2
PLED3A1
PLED3A2
PLED4A1
TMS
nSTATUS
PLED4A2
OIPSW 0
OIPSW 1
OIPSW 2
GNDIO
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
D1PSW 3 41
D1PSW 4 42
D1PSW 5 43
D1PSW-6 44
VCCIO 45
D1PSW 7 46
count1 clk 47
eount2 elk 48
eount3 elk 49
GND10 50
eount4 elk 51
VCC1NT 52
VCC1NT 53
Pi NOZZEL 54
P2 NOZZEL 55
P3 NOZZEL 56
GND1NT 57
GND1NT 58
P4 NOZZEL 59
RLl 60
VCCIO 61
RL2 62
RL3 63
RL4 64
SPAREl 65
:)10 66
~I:'ARE2 67
SPARE3 68
SPARE4 69
CE1 70
VCC10 71
CEO 72
CE2 73
nCONF1G 74
VCC1NT 75
MSELl 76
MSELO 77
CS510 78
BUZZER 79
Ex Fan 80
Ex_Lamp 81
WD1 82
U20/U21 A14/A15 83
GND1NT 84
GNDIO 85
1NST 86
I'') 1 A14 87
.3ERVED 88
U23 A14 89
/BHE 90
USEREADY 91
A7 92
VCC1NT 93
VCC10 94
U20 A14 95
U227U23 A14/A15 96
U22 A14 97
U207U2l A13 98
U24 A13 99
U24-A14/A1S 100
TEST CPLD 101
Data inO 102
GND1NT 103
GND10 104
TD1 105
nCE 106
DCLK 107
DATAO 108
Data in1 109
Data-in2 110
Data-in3 111
Data in4 112
Data in5 113
Data in6 114
VCCIO ll5
Data in7 116
Data in8 ll7
Data in9 118
Data-in10 119
Data in11 120
Data-in12 121
Data-in13 122
VCCINT 123
/RESET 124
CLKOUT 125
ALE 126
GNDINT 127
Data in14 128
GNDIO 129
Data in15 130
/RD 131
BUSWIDTH 132
/WAITN 133
VCCIO 134
/WRL 135
U22/U23 A13 136
/WRH 137
,)BANK 138
GI'WIO 139
PORT2 RI 140
OUTO 141
U24 A14 142
/HLDA 143
/WR 144
Simulation of the FLEX 1OKs Internal
Design
AppendixR
L__________~~~_~~ __ ~ ~ _
Name: soo.ons 1.0us 1.5us 2.0us 2.5us 3.0us 3.5us 4.0us 4.5us 50us 5.5us 6.0us 6.5us 7.0us 7.5us 8.0us 8.5us 9.0us 9.5,
:::~~~:,lJ{}J}nffil1hl_[@ili-b{JJ1lJi:H~~Jj_}frLH
[I)/RO : ,::::::::::',:,:,'::::' : , : ' , : : :: ,:,::::::::::::::::::: ,::: , " : :: :
[O)A[150) XXXX:X : O::(FC: : : I : : : 1G3A :1:' 19:00: I 2QOO' , :1 ' COOD::' t 'lG08::: 'l : : : 1GOA:: I::: 1GOC: :1 : 1GOE: : I: 1G1A : I 1G1C':: I : 1G1E
[I) ta_in[150) xx:xxX02FeX :FFfF: ixxxxi1~AX 'FFfF XXXXXX1E,OOX 'FFfF: iXXXXX_2_DPO FFfF: XxxxxXcQOOX :FFfF: XxxxxX1qoaX FFf~: ixxxxi1_9)AX :FFfF: XxxxxX1CPcX 'FFfF: XXXXX:1CPEX :FFfF: ':xxxx 1q1A :FFfF :XXXX':lC~CX FFfF XXXXXX1C,1EX :FFfF
[O)ta_in[15 0) :' :': ' , , " :: : xxxx: :: : ': ::::' ::: :::
[I) MlR : : : : W : ~ Lj_j u__r : _:_ :: _,_ : : : ___i_j, :: u__r
[O)USWIOTH ~ , :~ ,: :: :: :: " :: :: :: ::
[I)/BHE ' :
[O)MlRL:L : : , :L _,_ J : : : , : : ' 'L ~---;,Jr--':~_~--;:L-----,---.',~_:' -~:'-___.,~---.----"J~---~1,----;---,--__,j-;'r--" _: :, _'___.,c_--'-.---: ---;J"r---_': _~~:_,~-;_;_---;',--" _ _;_:_~: __ ,: _.:,L'----;---'--J-.:---.:_:__ ,:__ :_..,:L~'------;-i------
[O)MlRH , , :, : ' : ' :Lj :.: ,: ::: : : , : : : : : : : : : : : :q
[O)MlAITN n ' ::1 :1::1 :L,: , :1 '~:-:~, ---':1 :1 1 : ' :1 :1 : : :1 : : : :1 , :1 : : :1 :1 : : :1 :
[O)IHLDA ::::'::,: I : : : : : ' : : ' :
[I) HIGHPIN ::,:'::::::: :' , , : :::: ~-----~-~-~~------:-----:~----:----:----:~---~---~---~----~-~---~:-:~-----:--~: --:-:----:
[I) PSW_j7 ..01 ' , , , , :: ':: :::
- -c
, :
: ' : ' liA: : : : '
J r- ,[I] count4_clk ,--r____,----I---.---t--i-I--1f---r--<---,__,--t--1-,.---r->_~--r___,--,__;___;,____.->_~--.....__,--,_~-.>---.____._~-_~~~--,-~-.)--:-...J-.~~-J'_;--- _~~f---.....__,--_~,--
[IJ count3_clk \ -
[I] count2_clk r-o-r-r___,--- -<--,._ -->---.--,__,-->____;--,__,-->-_~--,__,--,__1_,i ;-r~-- .....__,---~,--.>---:--.-~---~~--,-~~->---:-...J-"~~-J'~c-~~~----,--,-~,---'.--:--.--j-~~-J-~--,-~-->---·..____}-~-~~---~~-->---'..____}-c__j----}---...l----_~~~-__~~ ~~t_~_~~__j---;__.~L-.....c--i.
rI-,--rt_-i- r-~--,.--t--r-~--,---r--r-r---,--t--1-,__,---~---;-~,-~~-,--,>---'~~I---j~- .....-<--,__,~~ ~~ __ ~~_,>---~->___<L-J'__,C-I___<~-....._}_~_~L-~~,_L~>__~~,__~~,__~ •..____}_>__L~~_<~~_~~'..____}-..~- ....._}_~,_~L-~~_L-~ __r-~,__~-~,__1~~~_~~ __ ~I_
[I) countl_clk = t-r-r- ~ _ _ '== l-r-r- ~ =
[0)",,01 ~~~~~Q1~~~~~m~_~s~~~~~~m~~_$$~~~~~~~~~~~~~b!®~m~-Sgmoo<:~()(~()(~<XX_~~~~~m~d~~~~~~~w~®~m~d88l~~g=~~oo@~~~~~~~lI~~~~~~~~~~~b@~_~ma~m~$~~
[O)U24_A14 :L: :: --'- ::::: _:_ j _:_: : ::L ~. --:- :,::: --'- J : : : :: _:_ ::::: _:_ ::::
[O)4_A14/A15 :: :::::::: , : :::,: :: :::: ::: :,:::::::::::::: ::
[O)U24A13 ~,--:-~~~~~~~: ~-:--~~~~~--~~--~------;-__;_-;--__;_--;-~:~~-~~~:~~~-;---;--__;_~~-;----;---;--;---;----;-.~~-;----;---;--;---;--~~~~-~:,-;---;--~__;_~-;----;-~-;---;--~~~-;--:--;---;-~:~--;---;--;--~:~~-;--~.
[0) U23=A 14 ~~~~==,==±=±=,==±=±==±"==,==,=±=±==,==,=±=;:,=: ±=i==±=±=±=,===±=f= :!:=,=±=i==±=±=±='===±"'~~_:_: __;_...:...__;~~:: =±=o±=±=='=='="=='=.±.':': =±==,='==±==,==,=~::~=,=±=i==±=±=±="=:!: =±=,===±==,==,=,,==,=± :!i'=±==,=,==±==,==±=±==:;i~!==,==±=:c=;==±=±==,=:h:l; ±=i:=±~
[0)3 A14/A15 " :
[O)2~J23 _A 13 p:l~~:--+-__i____i---+-+--!___+_~:I~__i____i---+-+--i---+--r!:I-+-+-+-+--+---i---+_f~I-+-+-+-+--+---i---+-;J:, I_:.___:__:__.:_"....:___.:;__;__;_:lL-+--+-+-+-+-+-+--+:I_,_+-----+-+-+-+-+--;f-:I_,_+-----+-+--+-+_+_+.:I-+-+-+--+--+-+_,_+ :!I_+__r---+--+-+-+-_,_+- :~I-+--::---r--+--T-+-+-4-+- :1-+--+-+-+
[O)U22_A14 ~ : ': ::: :: :: ' -'-'
[0) U21_A 14 ~~='=='l:L-+--'cjj='==±=='=±=±=='J:L: -+--:rj=='=='=±=±:~: =:l;-,L-T-_:_-JP:="=::' =f:=='===':,----+-L-ji;=±=='=='=~:..____:,:L --'- j~_;:~~=i=::i;-:L--id-j+r=±==i:="==i~=i;-L__:__j-+----:--+rj=i:==i:::=±==i:="==i,--;----:--Ji-;==±:=i==i:==i'=:+rtr+::==±: ="=:,=±:=::i;-~:1~-ii--i-;:: =i=::=±:="=:,=='~'=='=:"::lL;_j-Ti---1-;=:==':=='==::, ":=i=,, =l;\;-+-ijr=:,
[O)l_A14/A15 ,
[O)OIU21_A13i1><~7<:JQ<;)..,--~:-~---:, -.... ~! !!:I :;:1:: ~I ::
[O)U20_A14 :L _;_ , : '~: ::::L _;_ J ' , : : : : : : :L_j : ':L__:__j : :l__;__j : : : : : :L_J
[OJEST_CPLD~~=~~~~~~~~~~I:~:~:~-~': _':;:--r:=T" :::-:]:1 r+r~_,__.::==-~~- :~:--'==;:I:'-+-+__;.-.;__:_--:--___;....-+---+--+-+--;.-.;~:I : ,
[0) SPARE4 : ": ::: ,---+---+--+---+--+-+--;.-.;--:----+----;....-+-.:..;' '--;.I : :, :' ,
[O)SPARE3 : ::'::::: :::,,: : , : : : : , , , : : : : : : , , , : ' , , , ,
~~AA8 :,""""",:,' ,: : : : : : , :
[0]SPARE1 :," ""'" '" ::: : : : : :
[0]RL4 : : : :':::: : , : :' : ":',::,"",:,',:: :::: , , : : : : '
[0]RL3 ' , : : : : : : : :: : :, ::':"" """",:: " ",::: , :::::i
[0) RL2 : : : : : : : : : :: ::: "":::,:"""",:: :: : : , : ~
[0) RU : , , , :: :::, :: :: : ::::,,:,:"" ::,' :' :: :: : : : , : : i
[OJPORT2_RI t--'--+,--+--+--+--+-+_+--+--r-+--+--+--+--+-+_+-i------l--+---+--+--i'--+--+--+--+--+-+_+-+--r-+--+--+--+--+-+_+-+-::r-+-+---+--+--+-+_+-+---:--:-:---+---+--+--+-+_+-;.-.;--:---+--+--+--+-+-+-T----+-+-+--+--+--+'-+-+-: -+---+-+-+-T----+-+-+-+--+--+-+--+----i'--:----+--+--+---+--t1
[OJ~E~~ ~~-7~~~~7-T-~-7~~~~T-~~-7~~~7-T-~~-7~~~7-T-~~-7_7~~~~-7~~7_7-~~-7~'~~7_7_~~-7~~~~7_~~~~~~+-~~'~~~~~~~~~~~~~'~~~
[0] PLE04A 1: , ': ' : ' : : ' , -: :: : :,::::::::"",:::,'" ::: :: : : : : : : , , :
[0]PLE03~ ~~,,-7~~~7-7-T-~-7~-~'~~~~~7-:~::~'-7:-7-'~,' ~:~'-7-~'~-7_7~~:~:-7:~-:~:~:-~::~~:~:_7_:~::~:~:-~':-~':~: -~,'-~':~:~'-7-'~"~:-7:_~"-~"~'-+-'~:~:~:~:~~+-~~: ~~~:~~~~~: ~~:-+-'~"~'-{
[0]~E03A1 :::: : ' , ::'" ::: : ' , -, , :: :,:',:::::::,"',::: , : : ,: : : : ' : : :: '" .'
[O]~ED~ ~~-7:~-~::~:-7-:~':~:_7:-T-:~:~-T-:~':~'-7_'~'::~'_7'~~~~7_~':~:-7:-~:'-~"~'-7-'~"~'~'-~':-~':~:-7_'~'~:-7-~':~~:~:-~':-~"~'-7_7~~7-7-~-7:~~:~:~~~~:~:-7-7-:~:'~:~:-~:~::~:-~"-~':~ ._~'~'~
[OJPLED2A1 : : ' : : : ' : ' : : ' , : , , , , , : :, :::::',:,""",:,:,:::::: : ::: ::: : """',::,:
[0]~ED1A2 ~'~:-7:-7-'~':~:-7-'~"~:-7:-T-'~"~:-T-'~'~'-7-;~:~:-7-7-'~:'~'-7_'~"~-7:_7~~~7_~~_7:~-~':~~~'~' ~~:-7:~-:~:_7:~:~~~:-7_7-:~:-7~-:~:-7:-~::~:~'-~:'-~::~:~'-7-'7-:~"~'-~'~"~'-~':-~':~:-7-:~:~~.
[OJ~ED1A 1 ,::::::,',:::,,:, : : , , , , , , ,: , : :: ::::: : :,::::::::',::,":" ,:,""::
[O]OUTO :1 ::L :1, : :1 " :1 :1 ,:1
[0) LEDBANK : I I: I I I I I I: I I
[0) Ex_Lamp
[0] Ex___F~n
[0]CS510
[0]CE2
[O)CE1
[0) CEO
[0) BUZZER
, ,
-
, 'U--J ~, : :r:~,:
:1
, , , : , : , , ::.
, , , , , , , , , , : : : : : : : , , :,
, , , : : : , : ' : : : ' : : : : : : : : : : : , , : : :
[B)STALE.Q =h ,1
[B) STALED : :
[B]ALE.CLRN, :
[B) TALE.CLK +-fl-1---, -+-+-1---:--+-+-1
, , : ::::::
~
~~ : : : :~ : : : : : : : : :~: ~:, :,: :::: QI;, ,:::~::: :~: : : ::88: : " ' , , :': :: : ~ : :I~ j---:--:-;--:;---::---:---:--:;---:j--:---;--:: -:-~:---:-:~:--:-:: -:+-;-i-:--:-:: -:--::~:__;__:-~::: :=!=~:==±=,=::±=,=±=±-_;_~"__;__' __;_-:_;'4:-~ '~"__;_'__;___;__;_+~~~:__;___;_' -~:' -.:!-~:-~:_;_::~::__;_:-_;_:~:_;_: _.;:,-~::_;:__;_:__;_:_.;!.: I_:.__;::_;_:_;__:,-:' _;::_;_:-4: I_~::~:~:-Lk:;:,
: , : :::::. , : ' : : , • I, : ' : : : :~ : : : : : :: :::::::: :: ::,,:: I ' ; : :
~ : : : : : : : :" , :: : :::::, :~ : , : : :. :, :: :: : ::::::::::,::::::: :::::::: ::,',:;:: ::
~ ~ ~ ~
,
, i--'-' ";';
:1 ::I'-i-_'_+--i':1 : :;l'--i--+--i--i':1 ' , _:] ,;'--i---;--i--i' , ,
,
:
; :
: : : : : : :
: :
: ,
:1 : 1 : :1
: : : : : :: ':'r-~-:~....._.,:
:
, : , ,
: : : : : : :
:
, ,
, :1 : 1
, : : : : ~
:
:: : : : : : : : : :
:
: : : : : :: : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :


200.0ns 400.0ns 600.0ns BOO.Ons
-[I]--R-E-SC--N-T-R-4--:~~~--c.==-~.~~______I~~==~_~ __ :
[I]RESCNTR3
[I] count4_ elk
[I] count3_clk
[I] count2~clk
[I] count1_clk
[I]CE_CNTRS
[I]SEL[1..0]
[0] Data_i n[15..0] t===~:=OO=O~O==~~ F~ ~;==~ ~=F~ ~;==~ ~=F~ ~;==~ ;====i=~ ;==;==:::; ;:====i=~ ;::::::=~~ ;::=F==:; ;::::::=;==~ ;::=F==:; ;::::::=;==~ ;::=F==:; ;::::::=;==~ ;:==F~ ;::::::=;==~ ;==F==:; ;::::::=;==~ ;::=F~ ;::::::=i==~
[B] ata_out[ 15..0] ~::::j:=OO=O::::jO===f~ =±==-:f~==±:==-/ )==:::±:::===;Y )=:=,==;i/~=i==-:f,:':=:±==:! r'==±==Y ;==±::::==f;C~===f ;=::::::±==-:'(;===±:==f )=:=±:====;~~=,==;i')==i==-:f,==:±::::==:! ;,==±==f ;C~==f ~==:±=-:f ;===±:=f )==±:===;r ~::±::===;!/;=:±:===f.
[B]I data0_[ 15..0] F==::::;:P=O=OQ:::==~;= ;:::===::;==:::===;: ;:===;:::===::~ ::==~: ;===;:::===::;==:::===; ;===;:::===::; :::::=:::===::;; ==;:::~ ;::::::=:::==::::;:;===;:::=::::;::::::=:::==::::;; ==;:::=::::;::::::=:::==::::;:; ==;:::=::::;:==:::==::::;;::==;:::~ ;::::::=:::==::::;:; ==;:::=::::;::::::=:::==::::;:;===;:::~ ;::::::=:::==::::;:
[B]ldata 1_[15..0] F==::i9=0=00::i::::'~;::::::=::i::::=~ ;===j==::::;;:==::i::::=~;::==!::~;:==::i::::=~ ;===i==::::; ,....--!--___,: ;=~=::::;;::=~~ ~~=::::;;==::j=~ ;==j:::~;==::i==;: ~==c=~ ~~~ ~~=::::; ;:==~~ ~~=::::; ;:==~~ ~~=::::;;::::::=::!=::::;: ;===i==::::;
[B) [dataz ] 15..0] F==!:O=O=OO::;::'~;: : =~::::;: ;::~~ ;::::::=~~ ;::~~;::::::=~=::;: ;=~~;::::::=~=::;: ;=~~;::::::=~~ ;::~=::::; ;==~~ ;=~~;::::::=~=::;: ;::~~ ;::::::=~=::;:;::~~ ;::::::=~=::;:;::~~ ;::::::=~~ ;=~~;==::!:=~ ;=~~
[B) 1data3_[ 15..0] ~::::;:P=O=O::;::Q=~ :::;===';.'==::;==~==:;=~=;====::;~=i=~==~~=::;::==~=i===';.'===i=~====;==~==;::=::::!.~::::;=~==:;=~=::;::==!;':=:::::;===';.'==::;==~====;==~=;=~-'==::::;:=~=;==~=::;::==';:=:::::;====';.
[I] m ux: 81se I[1..OJr=:::i:::==='==>.'-;===i:==t===±:=t==±==;:r=='====;!r=::i==t=±==t=±==t==i==t====,==t==::±==t==±:=;!r===i:::==;:r=='====;!r=::i==t=±==t=±:==t===='==t===i:==t===±:=t=::::i::==:r=:::i:::===;!r::=:==t=:=={
[B) n te r: 11q [1 5 ..0] F===!:O=O=Od::;::=~,=;:::~ ;:==::;::=::::;::==;:::=::::;:==::;::=::::;~==;:::=::::;;::::::=::;::=::::;;::==;:::=::::;::::::=::;::==::;; ==;:::~ ;==::;::=::::;:;::==;:::=::::;==::;::=::::;:;::==;:::=::::;:==::;::=::::;:;=~=::::;: ;==::;::==::;;::==;:::=::::;:==::;::=::::;:;::==;:::=::::;:==::;::=::::;;::~=::::; ;::::::=::;::=::::;
[B) er:1Idffs[15 ..0]1---~9_0_00~,____J '---~-', '--~____J,'---~-','--~____J, '---~-.J, '--~____J '---~-.J,'--~____J '---~-' '--~____J, '---~-' '--~____J '---~-','--~____J, '---~-','--~____J '---~-','--~____J,'---~-', '--~____J,'---";"'--~,--~____J,
Name:
[IJ RESCNTR2
[I]RESCNTR1
[IJ ENCNTR4
[I] ENCNTR3
[I] ENCNTR2
[I] ENCNTR1
I .~
3.6us 3.Bus 4.0us 4.2us 4.4us 4.6us
I----.------l-~I--~--+ ,---+---,---1------.-
2.4us 2.6us 2.Bus 3.0us 3.2us 3.4us
+--~-f_~--_+__~--+-~--,I----~I--~--f---.--- -~--~ --/--
1.6us 2.0us 2.2us1.0us 1.2us 1.Bus1.4us
b
Software Timing Analysis Results
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